From nobody Sat Oct 4 03:17:20 2025 Received: from mail-ej1-f43.google.com (mail-ej1-f43.google.com [209.85.218.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C2FA236CDE2; Wed, 20 Aug 2025 15:13:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755702828; cv=none; b=fNsWwZuSf62V6XQ1OdG8HO67OjjZUbuBuCPUd34C0EXL2ux10T9UlFlPVgDmVe78+RBiliBBIUkX6Rs3tPMNI4BpxvVkc1hPHT68W8fvPXKk6QhGjRxo32Ei3GvLLHgDXXbEiHl5x7qt5tuCOz8hqIZxqwWx2yuuGYmhwsxkcIU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755702828; c=relaxed/simple; bh=ZDSXXj58rUAEjXLEfjhSO8J+XnuG1JUcpgaVKqDxNew=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=XOUrt0jJmZZ1lJmtUbOldK9IXG6ZBV4mLKclhuRdDoImG8isF7GNYkhuPy5QWhpAEI1dTFQ+t7PHdSUcQixwu6PGM2o9JTSTcYWQXHBAp0N3gC3c+bkV7azbrXZwJBttdedktF+nBUKwnuVsqWFaNPumPXajm+opigbbwCtxflI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=GBC8vIll; arc=none smtp.client-ip=209.85.218.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="GBC8vIll" Received: by mail-ej1-f43.google.com with SMTP id a640c23a62f3a-afcb79db329so911301766b.2; Wed, 20 Aug 2025 08:13:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1755702825; x=1756307625; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=T7fNJYH3TpLpR48oi/prsq76N0R4oxFjE9Vs+dN0up8=; b=GBC8vIlldbV2sJmXiMRUi7ReIWeAzB41aC5vQCHw0sTwf3GB9jJxL95zetve0usCMu W147cfEuNOpVs+0/qfyWZ/faqdRbQBh91tyEjTVNCjtegDdvuQqr+sOTiayXOqsa+n+0 YBuiGcZu2XznQQLV7vmefg2GBvYflsgh80AJaXUZoCzrShRjydIyeUtmFmgMAyNl/txt yuiUI1JHuAREES9gRJFTCeRkRVNaHDYzMLeVxHRdr+p0YMd8aVafv34YOPC9VtNYCkTK fh2gyrSQRxCYOJKmeYWf+QD7VGT60yZNsZdlZYmsHQPTgRHuMAw5alllll3pvawWXqam mkrA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755702825; x=1756307625; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=T7fNJYH3TpLpR48oi/prsq76N0R4oxFjE9Vs+dN0up8=; b=WfNlA6P/KWnIIeGOP7Q3QS53UxQNkkWCQV1vTn6WvlWSMymASjzrxApOr3Kus3v5kW LksOTJCyMcN923t8o3FO632Y4y1kGj3T7PjX4fL5yk7J0U+cjvzqlayTM3I6Vek3TqBD MB6xeTBueLxnQoZQRP6nWrFzLe8HvHoi2h1H2NoVaRP4lIcytM5xpy2Elo6EhuLnDOVF KvtDTLWwFTXitTiSQbrxsqqfS5tV8iTlEZroI3XF28jUoroN6UqUegZioGOqt9FFhZKd aKnjpzG7weGIiC9gAMh5lVoFhFg9hKrov96+yw+auZL69aYa/A7J5iIuUre9wH57MJT6 KOgA== X-Forwarded-Encrypted: i=1; AJvYcCU6NfLbeQSDv4CEgi3qhPNsAGdAamrO9j3kU4EJ4Ebf4ABrvB4LvwfXbzuO8fW2zMAqCFwQdQ0kzE0m@vger.kernel.org, AJvYcCUEQG8de7um2gTP/c9ZOZm33H9ZpHl5fxE5orDs67ot+HLgT3PYbd8jawF1ix9pI0gxjlOgRiWnmPyK6mE=@vger.kernel.org, AJvYcCWV+tgG9ya/TxXWA42Icc7urfBFPdUAx+40VZWFDbxnQj2bbhr0jiOn+PoOxpL/jRt8XvL5f32h1mDo@vger.kernel.org X-Gm-Message-State: AOJu0Yz6rj0pZY5ZHQlQPP77kUrAemCH7Ja30k5vn/Yuu5nhHrHA1aKD V+Jb1b5VtYdKZKw4voq3fFaUNR0BFYNFn5/vy6Ppm6yY6C/nuW/tEF0N X-Gm-Gg: ASbGncvDRMfqoKdwTiv2D/tMt2IPWbbDcg1eZAIxx/52FsFdXsllZ61A3ZfHOM31r8O Mqmqe042CKGNqzqE9L7iexz8bdmeP4yNcsWHSReevjfPa3L+R4zvea/OrbNtIR3qDDYD+fsfdir YkjKCsr3cGu6aD/JiNm9yttiF6EbI4BcKU14jcf/Z6wfOWYWD2XY8NLNeOrBm9yrQQU41fi1cHN Tu4wJGY7mwoW8LwB5JXTyKIB1T+nTlOv/m3t17lk1Tv3VRE+FoageRF3AVYhDayztSYNoBciIMI XXPsHediwRA5fBsvhJjzX8Xr+5njEw7xDcE6hm74RHEJTENDR3csEuMRzBajvRtuxWSHVtPgx4K y/mFT4arL3gVGIpMJWf+jj+F0 X-Google-Smtp-Source: AGHT+IGhfPi+mnYdhEQqnRsF2UNoAd3TU4CGjFbLGBVPynHiRGXOAUQN3lzzXLVBqvtm3MsnmaPzag== X-Received: by 2002:a17:907:7f05:b0:af9:8c1c:b9be with SMTP id a640c23a62f3a-afdf00fb012mr274498466b.14.1755702824860; Wed, 20 Aug 2025 08:13:44 -0700 (PDT) Received: from xeon.. ([188.163.112.76]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-afdef1d34f8sm175905166b.83.2025.08.20.08.13.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 20 Aug 2025 08:13:44 -0700 (PDT) From: Svyatoslav Ryhel To: Krzysztof Kozlowski , Rob Herring , Conor Dooley , Thierry Reding , Thierry Reding , Jonathan Hunter , Prashant Gaikwad , Mikko Perttunen , Michael Turquette , Stephen Boyd , Svyatoslav Ryhel , Jonathan Cameron , Dmitry Osipenko Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-clk@vger.kernel.org Subject: [PATCH v2 1/9] ARM: tegra: Add ACTMON support on Tegra114 Date: Wed, 20 Aug 2025 18:13:15 +0300 Message-ID: <20250820151323.167772-2-clamor95@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250820151323.167772-1-clamor95@gmail.com> References: <20250820151323.167772-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add support for ACTMON on Tegra114. This is used to monitor activity from different components. Based on the collected statistics, the rate at which the external memory needs to be clocked can be derived. Actmon driver has T30 and T124 compatibles, T124 fits for T114 as well. Signed-off-by: Svyatoslav Ryhel --- arch/arm/boot/dts/nvidia/tegra114.dtsi | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/arch/arm/boot/dts/nvidia/tegra114.dtsi b/arch/arm/boot/dts/nvi= dia/tegra114.dtsi index d9c51e6900d8..5a6999eb4357 100644 --- a/arch/arm/boot/dts/nvidia/tegra114.dtsi +++ b/arch/arm/boot/dts/nvidia/tegra114.dtsi @@ -248,6 +248,18 @@ ahb: ahb@6000c000 { reg =3D <0x6000c000 0x150>; }; =20 + actmon: actmon@6000c800 { + compatible =3D "nvidia,tegra114-actmon", "nvidia,tegra124-actmon"; + reg =3D <0x6000c800 0x400>; + interrupts =3D ; + clocks =3D <&tegra_car TEGRA114_CLK_ACTMON>, + <&tegra_car TEGRA114_CLK_EMC>; + clock-names =3D "actmon", "emc"; + resets =3D <&tegra_car TEGRA114_CLK_ACTMON>; + reset-names =3D "actmon"; + #cooling-cells =3D <2>; + }; + gpio: gpio@6000d000 { compatible =3D "nvidia,tegra114-gpio", "nvidia,tegra30-gpio"; reg =3D <0x6000d000 0x1000>; --=20 2.48.1 From nobody Sat Oct 4 03:17:20 2025 Received: from mail-ej1-f48.google.com (mail-ej1-f48.google.com [209.85.218.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 001CA36CDF0; Wed, 20 Aug 2025 15:13:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755702829; cv=none; b=bFF2nQX0Hb0ie9i+xIlFupN7E0yI4QL1UDVpE9G6vBRXZ77RFNxQcKtEDF7CCelwtddkumXwl9cmH4id2o7jLq+UMdzrPr440GTew/vgiW2VxjKlI4CriaAVGCJWLjTA5TLUllhGO3/pnujnRokSmptK7rnFUrR5KBghwPWySKo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755702829; c=relaxed/simple; bh=tBWwt1KFlQYci+RQzMUhNvIEG45FGCSWOle6xpiB7so=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=jw7yF//BkeM4t/W9uQU+E3JmnQW1Dd+Gg4jucf0IjJgTAWlq/W13DzwMTY+KvJ1pWsagkkoSGMTqCsnh+iXQD54XQNaXYsn0qa3VAZHMhKwvQHJ4MlqBlHAAvBZC7sahBNuBPAkJ6cmULdXSvwcC63OmDKCMxhTNZ9o5lz2mMK0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=X36jNCW6; arc=none smtp.client-ip=209.85.218.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="X36jNCW6" Received: by mail-ej1-f48.google.com with SMTP id a640c23a62f3a-afcb78fb04cso946114066b.1; Wed, 20 Aug 2025 08:13:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1755702826; x=1756307626; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=rkHiC6+9zpjiUKXkqcqISiGjRHrQsYKvlg5KDMCOJv4=; b=X36jNCW6DU4fKw8suIwmZ0WzMHIcOdNvGuSIxJcTv2QYpBSKzFdUQyH9363eV9a9Jw 8TzRKrsOV2+M5nI9QcJ5T9RXasPlLROSq5d1v+0aAqiVVtWkB8BvnnrzkRCNdiArjbSn tHoW8PgJClkmwW6/HlNn1fKx0UOQpBtFA/OAg1s2veHVmVifZdumPbps1CdCszyEtRdO qs2QhZvBY9kxkx0Laro7hN3Ogfy1rsFP3d+lJIDI/0W1CaPu4sY+F8EKNgtLGFhd1Ajg v3InabYz7LUFJGYF6buFjKfiHbz4DylKSUKgy0YCmfoX4ay1RJLlpEtP9MQKwuSk+Kfq Yz/w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755702826; x=1756307626; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=rkHiC6+9zpjiUKXkqcqISiGjRHrQsYKvlg5KDMCOJv4=; b=eiTYyCjF8k6r4fz8XVv2FgZknbyq2HmzYMdkE/spS/FCfr0/kpf3uU3jbLuT2B6T3N ZiyMyaKnh+ZcNQHYTh0N1FOyAc2VzAE+gJrfJ/zWME8N7kbQrkgs0VC3wMMaCbws6rCM fI6bRJkzbcsVBslJ7WFQX3w5dWUMd5mIr2EfG5T8Ei3egj4icLC84HGJGWAe9+pDLYMJ GYv4sLkci/HHIi/sYkU1SqcjaMV0zAXc2PInR3nYjj987qZZAvGQ7xq0teAcHY0xD7iG QPnLJkFxXebfrDTwGngWDmjIfyCtVyTYO66Su4C2f00qun9JNumUy6DstSOxXR9hLCDt QC6g== X-Forwarded-Encrypted: i=1; AJvYcCVqCGaXzliesHnx7hVJifVK6Q78+u3pB0ezTrXsqdVyla4j8+msUqOVHPfpi7zjdwK7aoFeciMAWCcxzcs=@vger.kernel.org, AJvYcCVvD/8rQAJNyISPzIRXExOrrxDXSM95SpE5GU6T9nvY+oHZeNKJPWTEmRtGNPE5NETjDOtlXNmttIOO@vger.kernel.org, AJvYcCWRYi6UdWgA3+EFy0I4hRb0Q8ZXdUbGaCVrtdeWwrTjC6gtb5I8478jjOTqkIvb3KgG/viJw58nuNuv@vger.kernel.org X-Gm-Message-State: AOJu0YySnRYreqnQ+NucYP9OVSVXDvbvBGf0nVnsbuMzP7eX0OSRlmX+ 5IxhDQQHIp8eqGASIfm7wV41bfYDa7QdJq364Q0o9LeGXGFfI+r0uLXt X-Gm-Gg: ASbGnctPE44Jb5QUt8MJLsbYTxwqLTu21RLSJX0f6F2gDj98jnyyvsYRasZ0Z/dKxkG WGzW39uWb9u4KjIjw5DJSn3H/HvdWeYoY1ciyVj24qQjNNW3ucTA8yJ46tYvZ6cM2TpTBWQXI5z RJbnON1p5cm/L0IMNKNqOGwkrAKoEt8nZnhxz1PeP9+Frq8RgQx60UMMSyiFVpJSTphUtGQT6qG aVl1SJN9Am7KJGQyYE6zJgQDMrcIdvGEHzajSZuzep+wZujb/J4N2bDuGL5fnKIFq6Yc2w5tca/ Ldz9KGG6K1AebG/HK09r6RNS1Y3NTueqfQNirL2fZ/N2YiZsg3TYqAitaL2TeHz9rbMWCJtA7Y1 L1+i0jFAKjwuiMA== X-Google-Smtp-Source: AGHT+IHK5gx9PX4Gqg9rN232F1FoJaOx6U/EUFiXeHt3ZUSqH4zoApoUsTbFn8LZSDpeLVrDKCe7Og== X-Received: by 2002:a17:907:2d24:b0:af9:9d7b:6f44 with SMTP id a640c23a62f3a-afdf015f3acmr308303766b.19.1755702826068; Wed, 20 Aug 2025 08:13:46 -0700 (PDT) Received: from xeon.. ([188.163.112.76]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-afdef1d34f8sm175905166b.83.2025.08.20.08.13.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 20 Aug 2025 08:13:45 -0700 (PDT) From: Svyatoslav Ryhel To: Krzysztof Kozlowski , Rob Herring , Conor Dooley , Thierry Reding , Thierry Reding , Jonathan Hunter , Prashant Gaikwad , Mikko Perttunen , Michael Turquette , Stephen Boyd , Svyatoslav Ryhel , Jonathan Cameron , Dmitry Osipenko Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-clk@vger.kernel.org Subject: [PATCH v2 2/9] dt-bindings: memory: Document Tegra114 Memory Controller Date: Wed, 20 Aug 2025 18:13:16 +0300 Message-ID: <20250820151323.167772-3-clamor95@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250820151323.167772-1-clamor95@gmail.com> References: <20250820151323.167772-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add Tegra114 suffort into existing Tegra124 MC schema with the most notable difference in the amount of EMEM timings. Signed-off-by: Svyatoslav Ryhel --- .../nvidia,tegra124-mc.yaml | 106 +++++++++++++----- 1 file changed, 80 insertions(+), 26 deletions(-) diff --git a/Documentation/devicetree/bindings/memory-controllers/nvidia,te= gra124-mc.yaml b/Documentation/devicetree/bindings/memory-controllers/nvidi= a,tegra124-mc.yaml index 7b18b4d11e0a..e2568040213d 100644 --- a/Documentation/devicetree/bindings/memory-controllers/nvidia,tegra124-= mc.yaml +++ b/Documentation/devicetree/bindings/memory-controllers/nvidia,tegra124-= mc.yaml @@ -19,7 +19,9 @@ description: | =20 properties: compatible: - const: nvidia,tegra124-mc + enum: + - nvidia,tegra114-mc + - nvidia,tegra124-mc =20 reg: maxItems: 1 @@ -62,31 +64,7 @@ patternProperties: minimum: 1000000 maximum: 1066000000 =20 - nvidia,emem-configuration: - $ref: /schemas/types.yaml#/definitions/uint32-array - description: | - Values to be written to the EMEM register block. See section - "15.6.1 MC Registers" in the TRM. - items: - - description: MC_EMEM_ARB_CFG - - description: MC_EMEM_ARB_OUTSTANDING_REQ - - description: MC_EMEM_ARB_TIMING_RCD - - description: MC_EMEM_ARB_TIMING_RP - - description: MC_EMEM_ARB_TIMING_RC - - description: MC_EMEM_ARB_TIMING_RAS - - description: MC_EMEM_ARB_TIMING_FAW - - description: MC_EMEM_ARB_TIMING_RRD - - description: MC_EMEM_ARB_TIMING_RAP2PRE - - description: MC_EMEM_ARB_TIMING_WAP2PRE - - description: MC_EMEM_ARB_TIMING_R2R - - description: MC_EMEM_ARB_TIMING_W2W - - description: MC_EMEM_ARB_TIMING_R2W - - description: MC_EMEM_ARB_TIMING_W2R - - description: MC_EMEM_ARB_DA_TURNS - - description: MC_EMEM_ARB_DA_COVERS - - description: MC_EMEM_ARB_MISC0 - - description: MC_EMEM_ARB_MISC1 - - description: MC_EMEM_ARB_RING1_THROTTLE + nvidia,emem-configuration: true =20 required: - clock-frequency @@ -109,6 +87,82 @@ required: - "#iommu-cells" - "#interconnect-cells" =20 +allOf: + - if: + properties: + compatible: + contains: + enum: + - nvidia,tegra114-mc + then: + patternProperties: + "^emc-timings-[0-9]+$": + patternProperties: + "^timing-[0-9]+$": + properties: + nvidia,emem-configuration: + $ref: /schemas/types.yaml#/definitions/uint32-array + description: | + Values to be written to the EMEM register block. See s= ection + "20.11.1 MC Registers" in the TRM. + items: + - description: MC_EMEM_ARB_CFG + - description: MC_EMEM_ARB_OUTSTANDING_REQ + - description: MC_EMEM_ARB_TIMING_RCD + - description: MC_EMEM_ARB_TIMING_RP + - description: MC_EMEM_ARB_TIMING_RC + - description: MC_EMEM_ARB_TIMING_RAS + - description: MC_EMEM_ARB_TIMING_FAW + - description: MC_EMEM_ARB_TIMING_RRD + - description: MC_EMEM_ARB_TIMING_RAP2PRE + - description: MC_EMEM_ARB_TIMING_WAP2PRE + - description: MC_EMEM_ARB_TIMING_R2R + - description: MC_EMEM_ARB_TIMING_W2W + - description: MC_EMEM_ARB_TIMING_R2W + - description: MC_EMEM_ARB_TIMING_W2R + - description: MC_EMEM_ARB_DA_TURNS + - description: MC_EMEM_ARB_DA_COVERS + - description: MC_EMEM_ARB_MISC0 + - description: MC_EMEM_ARB_RING1_THROTTLE + + - if: + properties: + compatible: + contains: + enum: + - nvidia,tegra124-mc + then: + patternProperties: + "^emc-timings-[0-9]+$": + patternProperties: + "^timing-[0-9]+$": + properties: + nvidia,emem-configuration: + $ref: /schemas/types.yaml#/definitions/uint32-array + description: | + Values to be written to the EMEM register block. See s= ection + "15.6.1 MC Registers" in the TRM. + items: + - description: MC_EMEM_ARB_CFG + - description: MC_EMEM_ARB_OUTSTANDING_REQ + - description: MC_EMEM_ARB_TIMING_RCD + - description: MC_EMEM_ARB_TIMING_RP + - description: MC_EMEM_ARB_TIMING_RC + - description: MC_EMEM_ARB_TIMING_RAS + - description: MC_EMEM_ARB_TIMING_FAW + - description: MC_EMEM_ARB_TIMING_RRD + - description: MC_EMEM_ARB_TIMING_RAP2PRE + - description: MC_EMEM_ARB_TIMING_WAP2PRE + - description: MC_EMEM_ARB_TIMING_R2R + - description: MC_EMEM_ARB_TIMING_W2W + - description: MC_EMEM_ARB_TIMING_R2W + - description: MC_EMEM_ARB_TIMING_W2R + - description: MC_EMEM_ARB_DA_TURNS + - description: MC_EMEM_ARB_DA_COVERS + - description: MC_EMEM_ARB_MISC0 + - description: MC_EMEM_ARB_MISC1 + - description: MC_EMEM_ARB_RING1_THROTTLE + additionalProperties: false =20 examples: --=20 2.48.1 From nobody Sat Oct 4 03:17:20 2025 Received: from mail-ej1-f53.google.com (mail-ej1-f53.google.com [209.85.218.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2C28336CE0B; Wed, 20 Aug 2025 15:13:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755702831; cv=none; b=Wc1Mi1uKZw6JEgwuZtFpjvx+oVdKX0gJldynSdMZm2cxoJC3z4Ts2TOzQc30edO++QVQTVjaimdYVDE2FTi2tCJfJzw8oVyd7XS8fPZA7sF8gOBvpDxcj9Sfmy0/b5zyHBPXNiRUHv1KeGhrBGRNH1LDmPcm9TTRYmAoAql/vV4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755702831; c=relaxed/simple; bh=ye9UTh3DGTIR2GXSy9SPAJZIcahY1wHdNVmZ/3VEzHw=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=F3otSYDp62XPnhWycNCwIp1gu5Y4wwdFgzKfiMoUR00sSR9Wqv9k+j2ovlEQN0BLPWGULPuiZEDpvjS1uACcfMPexQypN0T1bh+7HzRgFUpSJxDs6TkWyj5QvIYTDrBa1uj0JbJJDCMG5r0m8y+9tYMSSEoPpIaUdb/qkpcygMA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Haju4B1H; arc=none smtp.client-ip=209.85.218.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Haju4B1H" Received: by mail-ej1-f53.google.com with SMTP id a640c23a62f3a-afcb7ae31caso1202773766b.3; Wed, 20 Aug 2025 08:13:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1755702827; x=1756307627; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ATEPApqyTT3jVHOmbw/KgRu7Cv8Hn9TFPWpJMkbUBLE=; b=Haju4B1HrvRa9XPuEjqz4w4z6S/UhUrcwdjFNeof+MO6o2I0QkgZdBjGyOig3b+Q8/ zPn4udRNYRvLQ18R07frE6jaBlxarTDsZHxLdKvXX5pgmfFo6hZV7XVq5mEJWg8BRcml +/J++Gj8TohXL17P69bJDuJqkBOvQVp8Wj7PpGzUIqoF91ASUy86ZtgvX6nwVGsijOe/ DAoEwgztRDo0CYpFLVLGXwGj0uAaLA8oQLho5KHC34BNI6DkZGiz6nql5ws9QqLIxllj wWGM5fjci1x0kTj0CSoTdHinBjcIU8165a0+kA+cxO/+IYOvBfRm1OL+FrnWWOieGX3e YsHQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755702827; x=1756307627; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ATEPApqyTT3jVHOmbw/KgRu7Cv8Hn9TFPWpJMkbUBLE=; b=wGjhhikuMoBBY1w52+4soju9JNVUANSFS0zxFk91gStK6POA4pgiavl/loe+2XIUQ1 GksbW/GzkYIbPDUnnR9uavxigViVdbqPyujlCrwI5I28bjM4FNYOVfvkmSiac08WupEA P1SdduTAm8V7kYkXwk4oKBpJlfP1JZR1+A7QJ+OnViCCpK3P8wiKYjR5AN9zSv4E4pWm 5YmcSsckY80/oy36BbEXaotLw4zj8agj3tmCGwZcmc92Rg1p2TjqrQScRICMTvsA94F6 coY/C55lDsvXcaJHqGK04JZ9v2knJ04GsbC8K6nHKAyUl+tal8ujR4dDka/HD65Xk+Ba HGOA== X-Forwarded-Encrypted: i=1; AJvYcCWNHSi8fhsEEJCbBbP23RSc8fSIpWx5i+Qe7NIDqS9vkxN7Cpuo3P0CPGktung085MK48R+APQM4Ktx@vger.kernel.org, AJvYcCXf4BodJqz0SXVqOzhtB9og1/hpDnwhcZQJ+s2aPZikEf18PV2vFixYOvLNVqLGKoEfam3HyUtQcEVE+KI=@vger.kernel.org, AJvYcCXtmj+Kk4zkNtp1x9qrljQ3RX9FmW1H6dY/x6MqSg9G7lUjCzlJgQHfwSHLZzVwFNQvqhlTN7SbMpT0@vger.kernel.org X-Gm-Message-State: AOJu0Yza88UHb5TrJUPrH1LzhEb4zvTM9l6xXEvWqkkEBoXkR2QAYl3h TY5NhpbOw2B8jY2ern5OL6vvZW23EMnP6Q6n9GpybGzt5BAkWOXdS4T/ X-Gm-Gg: ASbGncsAWDdebVaZXhxq3pa8BIyuOtlLRexi6Be8Odlx+h+92K/Bpz8TfDV5kjaV+lL LNSMvF7lTx0PohN9yaZeZc9VzA9KF/u0fZYj+hqNikn2mA7+t7aqfhiMSAzg4zqDUoLpUZdUsec d8dOTwtFO4sNWijODBZmy+hPN84TVP7hw2bY4G9VWrRe0fDAs6G/C9K74TAK6JKoyEuNaTDzZ6m EZC/LQhZpGSkRsZylEBD+NF3OsZW+WYZOxK+e5smz4XqCPfINQMz0Do91jTyrfYf3MF9zxK1XDL Ntt3hCM0dRMUdAiBHPEmPW9bHdbvNIjDPpC4nNi6fc8hnr41Ow6Oy3kr1I25W0fPU2wTkf58FV/ ZoyksyimrnMGG9A== X-Google-Smtp-Source: AGHT+IFN7gSZWB84hQdS1pDJn8RQ3gFn/4tSKoO3g34CWmTR/xo6F/p9R12ZxIW3T5Hl/6sXsYAZSw== X-Received: by 2002:a17:907:3c88:b0:ae0:d332:f637 with SMTP id a640c23a62f3a-afdf020be4bmr325521566b.31.1755702827320; Wed, 20 Aug 2025 08:13:47 -0700 (PDT) Received: from xeon.. ([188.163.112.76]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-afdef1d34f8sm175905166b.83.2025.08.20.08.13.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 20 Aug 2025 08:13:46 -0700 (PDT) From: Svyatoslav Ryhel To: Krzysztof Kozlowski , Rob Herring , Conor Dooley , Thierry Reding , Thierry Reding , Jonathan Hunter , Prashant Gaikwad , Mikko Perttunen , Michael Turquette , Stephen Boyd , Svyatoslav Ryhel , Jonathan Cameron , Dmitry Osipenko Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-clk@vger.kernel.org Subject: [PATCH v2 3/9] memory: tegra: implement EMEM regs and ICC ops for Tegra114 Date: Wed, 20 Aug 2025 18:13:17 +0300 Message-ID: <20250820151323.167772-4-clamor95@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250820151323.167772-1-clamor95@gmail.com> References: <20250820151323.167772-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Prepare Internal Memory Controller for introduction of External Memory Controller. Signed-off-by: Svyatoslav Ryhel --- drivers/memory/tegra/tegra114.c | 193 ++++++++++++++++++++++++++++++++ 1 file changed, 193 insertions(+) diff --git a/drivers/memory/tegra/tegra114.c b/drivers/memory/tegra/tegra11= 4.c index d03a5d162dbd..c615857f7fad 100644 --- a/drivers/memory/tegra/tegra114.c +++ b/drivers/memory/tegra/tegra114.c @@ -3,6 +3,7 @@ * Copyright (C) 2014 NVIDIA CORPORATION. All rights reserved. */ =20 +#include #include #include =20 @@ -1165,6 +1166,195 @@ static const struct tegra_mc_reset tegra114_mc_rese= ts[] =3D { TEGRA114_MC_RESET(VI, 0x200, 0x204, 17), }; =20 +static void tegra114_mc_tune_client_latency(struct tegra_mc *mc, + const struct tegra_mc_client *client, + unsigned int bandwidth_mbytes_sec) +{ + u32 arb_tolerance_compensation_nsec, arb_tolerance_compensation_div; + unsigned int fifo_size =3D client->fifo_size; + u32 arb_nsec, la_ticks, value; + + /* see 20.3.1.1 Client Configuration in Tegra4 TRM v01p */ + if (bandwidth_mbytes_sec) + arb_nsec =3D fifo_size * NSEC_PER_USEC / bandwidth_mbytes_sec; + else + arb_nsec =3D U32_MAX; + + /* + * Latency allowness should be set with consideration for the module's + * latency tolerance and internal buffering capabilities. + * + * Display memory clients use isochronous transfers and have very low + * tolerance to a belated transfers. Hence we need to compensate the + * memory arbitration imperfection for them in order to prevent FIFO + * underflow condition when memory bus is busy. + * + * VI clients also need a stronger compensation. + */ + switch (client->swgroup) { + case TEGRA_SWGROUP_MPCORE: + case TEGRA_SWGROUP_PTC: + /* + * We always want lower latency for these clients, hence + * don't touch them. + */ + return; + + case TEGRA_SWGROUP_DC: + case TEGRA_SWGROUP_DCB: + arb_tolerance_compensation_nsec =3D 1050; + arb_tolerance_compensation_div =3D 2; + break; + + case TEGRA_SWGROUP_VI: + arb_tolerance_compensation_nsec =3D 1050; + arb_tolerance_compensation_div =3D 1; + break; + + default: + arb_tolerance_compensation_nsec =3D 150; + arb_tolerance_compensation_div =3D 1; + break; + } + + if (arb_nsec > arb_tolerance_compensation_nsec) + arb_nsec -=3D arb_tolerance_compensation_nsec; + else + arb_nsec =3D 0; + + arb_nsec /=3D arb_tolerance_compensation_div; + + /* + * Latency allowance is a number of ticks a request from a particular + * client may wait in the EMEM arbiter before it becomes a high-priority + * request. + */ + la_ticks =3D arb_nsec / mc->tick; + la_ticks =3D min(la_ticks, client->regs.la.mask); + + value =3D mc_readl(mc, client->regs.la.reg); + value &=3D ~(client->regs.la.mask << client->regs.la.shift); + value |=3D la_ticks << client->regs.la.shift; + mc_writel(mc, value, client->regs.la.reg); +} + +static int tegra114_mc_icc_set(struct icc_node *src, struct icc_node *dst) +{ + struct tegra_mc *mc =3D icc_provider_to_tegra_mc(src->provider); + const struct tegra_mc_client *client =3D &mc->soc->clients[src->id]; + u64 peak_bandwidth =3D icc_units_to_bps(src->peak_bw); + + /* + * Skip pre-initialization that is done by icc_node_add(), which sets + * bandwidth to maximum for all clients before drivers are loaded. + * + * This doesn't make sense for us because we don't have drivers for all + * clients and it's okay to keep configuration left from bootloader + * during boot, at least for today. + */ + if (src =3D=3D dst) + return 0; + + /* convert bytes/sec to megabytes/sec */ + do_div(peak_bandwidth, 1000000); + + tegra114_mc_tune_client_latency(mc, client, peak_bandwidth); + + return 0; +} + +static int tegra114_mc_icc_aggreate(struct icc_node *node, u32 tag, u32 av= g_bw, + u32 peak_bw, u32 *agg_avg, u32 *agg_peak) +{ + /* + * ISO clients need to reserve extra bandwidth up-front because + * there could be high bandwidth pressure during initial filling + * of the client's FIFO buffers. Secondly, we need to take into + * account impurities of the memory subsystem. + */ + if (tag & TEGRA_MC_ICC_TAG_ISO) + peak_bw =3D tegra_mc_scale_percents(peak_bw, 400); + + *agg_avg +=3D avg_bw; + *agg_peak =3D max(*agg_peak, peak_bw); + + return 0; +} + +static struct icc_node_data * +tegra114_mc_of_icc_xlate_extended(const struct of_phandle_args *spec, void= *data) +{ + struct tegra_mc *mc =3D icc_provider_to_tegra_mc(data); + const struct tegra_mc_client *client; + unsigned int i, idx =3D spec->args[0]; + struct icc_node_data *ndata; + struct icc_node *node; + + list_for_each_entry(node, &mc->provider.nodes, node_list) { + if (node->id !=3D idx) + continue; + + ndata =3D kzalloc(sizeof(*ndata), GFP_KERNEL); + if (!ndata) + return ERR_PTR(-ENOMEM); + + client =3D &mc->soc->clients[idx]; + ndata->node =3D node; + + switch (client->swgroup) { + case TEGRA_SWGROUP_DC: + case TEGRA_SWGROUP_DCB: + case TEGRA_SWGROUP_PTC: + case TEGRA_SWGROUP_VI: + /* these clients are isochronous by default */ + ndata->tag =3D TEGRA_MC_ICC_TAG_ISO; + break; + + default: + ndata->tag =3D TEGRA_MC_ICC_TAG_DEFAULT; + break; + } + + return ndata; + } + + for (i =3D 0; i < mc->soc->num_clients; i++) { + if (mc->soc->clients[i].id =3D=3D idx) + return ERR_PTR(-EPROBE_DEFER); + } + + dev_err(mc->dev, "invalid ICC client ID %u\n", idx); + + return ERR_PTR(-EINVAL); +} + +static const struct tegra_mc_icc_ops tegra114_mc_icc_ops =3D { + .xlate_extended =3D tegra114_mc_of_icc_xlate_extended, + .aggregate =3D tegra114_mc_icc_aggreate, + .set =3D tegra114_mc_icc_set, +}; + +static const unsigned long tegra114_mc_emem_regs[] =3D { + MC_EMEM_ARB_CFG, + MC_EMEM_ARB_OUTSTANDING_REQ, + MC_EMEM_ARB_TIMING_RCD, + MC_EMEM_ARB_TIMING_RP, + MC_EMEM_ARB_TIMING_RC, + MC_EMEM_ARB_TIMING_RAS, + MC_EMEM_ARB_TIMING_FAW, + MC_EMEM_ARB_TIMING_RRD, + MC_EMEM_ARB_TIMING_RAP2PRE, + MC_EMEM_ARB_TIMING_WAP2PRE, + MC_EMEM_ARB_TIMING_R2R, + MC_EMEM_ARB_TIMING_W2W, + MC_EMEM_ARB_TIMING_R2W, + MC_EMEM_ARB_TIMING_W2R, + MC_EMEM_ARB_DA_TURNS, + MC_EMEM_ARB_DA_COVERS, + MC_EMEM_ARB_MISC0, + MC_EMEM_ARB_RING1_THROTTLE, +}; + const struct tegra_mc_soc tegra114_mc_soc =3D { .clients =3D tegra114_mc_clients, .num_clients =3D ARRAY_SIZE(tegra114_mc_clients), @@ -1172,10 +1362,13 @@ const struct tegra_mc_soc tegra114_mc_soc =3D { .atom_size =3D 32, .client_id_mask =3D 0x7f, .smmu =3D &tegra114_smmu_soc, + .emem_regs =3D tegra114_mc_emem_regs, + .num_emem_regs =3D ARRAY_SIZE(tegra114_mc_emem_regs), .intmask =3D MC_INT_INVALID_SMMU_PAGE | MC_INT_SECURITY_VIOLATION | MC_INT_DECERR_EMEM, .reset_ops =3D &tegra_mc_reset_ops_common, .resets =3D tegra114_mc_resets, .num_resets =3D ARRAY_SIZE(tegra114_mc_resets), + .icc_ops =3D &tegra114_mc_icc_ops, .ops =3D &tegra30_mc_ops, }; --=20 2.48.1 From nobody Sat Oct 4 03:17:20 2025 Received: from mail-ej1-f50.google.com (mail-ej1-f50.google.com [209.85.218.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5CB3E36CDFE; Wed, 20 Aug 2025 15:13:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755702832; cv=none; b=Cw5OLD+Sw0cM+QX1Nr6KQ+EJwv/y/tojB2KQU9hqCDw1cTnncj7/jF2exM7iTppxueZUtPY6+vONLpYvWBYj4We4Xw2Q70nluuyYkCIUY8/JzhtACZViUxvK2x0RG1fgnRi/42ImytQtxEukqpkCYZq+m4o6MbqCpmfpd0iEdjA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755702832; c=relaxed/simple; bh=Js3cLUSVYcHZ2mO0r8v+chIajpGsCabrLHXS+9LEwdY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=IoeKtEoTmLNxYzGwV4eYqomarnFnCkYiMX9ORAGWslettSNtPbc36ZW3KD3C60c0bIHPgEOuwmvh2HasVAaCTox6yXovG1V9V+sJhtQ5wT5zq9RsK0u39iiM2PFEG9J4VPs+QwEoLpxLtnOTS8lVWfg0FPkTnb/gNmirOKVf+yo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=kf1Td2GN; arc=none smtp.client-ip=209.85.218.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="kf1Td2GN" Received: by mail-ej1-f50.google.com with SMTP id a640c23a62f3a-afcb7a8dd3dso943698966b.3; Wed, 20 Aug 2025 08:13:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1755702829; x=1756307629; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=tY/FaO2KN+Sxe3po4HCs+eKPdtOX7shaV4WlGSenHAk=; b=kf1Td2GNOrhz7H74neWAhVjqv18s+FsFbsWbxGN3t7IXNjzAJEsBCs81OZvkpYNFQO wDHMdK+2Or/0bNZ0UXh07yKwmcKEOwwhDpu4ybDSWDI30xmqviiVqjU04i+DEPkE8fD/ N9LOD+3SJcVhgJpYiY61ifria4JuOwtQ8QN6IwUwd6kxjWDwhX1rZ/jir/ex6CzNL+eb NJUf25eC8K7vhvEk9tqoLnusOSwasNl1CdQTN97hlXZOUYjDnJH0onqUI6KF9gCNXRX6 McUdFbTSerED4ufUjrT/mLkCFVKluiPhKH6V1B/CzBKIhGWs3yiYz6TGHCuCrqkgCiU1 DIEw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755702829; x=1756307629; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=tY/FaO2KN+Sxe3po4HCs+eKPdtOX7shaV4WlGSenHAk=; b=B15cCiH9nL2G4v/BPbTgey62TjIaovU+o9ItmYB3mvVy8Z+Mk7p87reIAOjc88wRNt pVbds6oxpMIa2qru+7gBcPw0Be/RV00S9ECRkhUrcQP6IKHbngIU6V97kThoSCRzdciF TPMcC3nBD6beyohCibiapb2TfupKkmvGbriUKX7uCG2qQC0NFJ0OdrmRp61hbrZcW+8C Lpz2u2hVN5/dEBelarSQKuOnX++GkM5OX/ZJxvueCPu3RwLVT713d4/jionczJWBqUe8 ve/wp/F0kSnx3/RPs7qDxwUr1kI95pVmBQeMixbO20K9/RRbDT/NHPJF4SmernqB+UWs AKjw== X-Forwarded-Encrypted: i=1; AJvYcCUJL0FRx70UOUH7DBnsPXrVB5J852wI6G34fD46s+FPmYUBVge9F7YtpkTuAQA/Ey4hJMmJvWoCuA8kPRA=@vger.kernel.org, AJvYcCXgZkndB1Yuk+B26DLeIiHby3dML5gKef/1EshQSrttWObqhNvx7i+V78TEhEGSBys61T9A7r4siW2a@vger.kernel.org, AJvYcCXswnL58gFAb8KOWYg/CIMQ4YVizwqVtYJAfiCN1mhKB8LAZ3BIbrF8YMzbesJ2TvqIV9tv25saiKoA@vger.kernel.org X-Gm-Message-State: AOJu0YzERYBUVjNZ2sB1wIbCbLutlkqmX1mYl5VAnJBglAkXbKD2uuzx PWFgej64EaCAnVbQB3+yZVxNZDl5mT/K840mOPDa/aiFFfP14btFsk6V X-Gm-Gg: ASbGncsTHlNuh/fxHS1zT9R+VhH71KGzuFsn9wOR87blbdfDwpGAOUQJwiMeQLH1UHH S4x7rOcZe7IlnelLWhvJnh/ceTjd7Z9GUOEh7WwApiL9ObZHNJu7to30sA2x6Rx2Euczz+WCcX8 yEiBhH0VsZN7eMJIhUe8Hk8EjrAzrGvbXV1z997SGzZGicFnO9uOe4fF7VHzLLDbXvbTEfMBGx2 cXIIEaa2gsc3n1o5H/x9DxC0FJrHjJYjXTBs9/DuIqto9C7EVdR8fDUQEQRd4respPQRUuHcSuC Qb9DxwkAezyQnz5p9XwfmGhlC2EL+ZFfuwNdlJo7J06d/ArZfG2Ako3XaLntX0v3zPd9YVe7e3w VqYjp8vgOLmX49Q== X-Google-Smtp-Source: AGHT+IEfYQ7+28XDMoUkAG/5Na+6SZxQcrOzLTUfW8xIWh4jZ8Qc+sbBgP7tK0ulCSMSg0KM77nb9A== X-Received: by 2002:a17:907:724f:b0:af9:8438:de48 with SMTP id a640c23a62f3a-afdf0206ba6mr299227766b.48.1755702828514; Wed, 20 Aug 2025 08:13:48 -0700 (PDT) Received: from xeon.. ([188.163.112.76]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-afdef1d34f8sm175905166b.83.2025.08.20.08.13.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 20 Aug 2025 08:13:48 -0700 (PDT) From: Svyatoslav Ryhel To: Krzysztof Kozlowski , Rob Herring , Conor Dooley , Thierry Reding , Thierry Reding , Jonathan Hunter , Prashant Gaikwad , Mikko Perttunen , Michael Turquette , Stephen Boyd , Svyatoslav Ryhel , Jonathan Cameron , Dmitry Osipenko Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-clk@vger.kernel.org Subject: [PATCH v2 4/9] dt-bindings: memory: Add Tegra114 memory client IDs Date: Wed, 20 Aug 2025 18:13:18 +0300 Message-ID: <20250820151323.167772-5-clamor95@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250820151323.167772-1-clamor95@gmail.com> References: <20250820151323.167772-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Each memory client has unique hardware ID, add these IDs. Signed-off-by: Svyatoslav Ryhel Acked-by: Rob Herring (Arm) --- include/dt-bindings/memory/tegra114-mc.h | 67 ++++++++++++++++++++++++ 1 file changed, 67 insertions(+) diff --git a/include/dt-bindings/memory/tegra114-mc.h b/include/dt-bindings= /memory/tegra114-mc.h index dfe99c8a5ba5..5e0d6a1b91f2 100644 --- a/include/dt-bindings/memory/tegra114-mc.h +++ b/include/dt-bindings/memory/tegra114-mc.h @@ -40,4 +40,71 @@ #define TEGRA114_MC_RESET_VDE 14 #define TEGRA114_MC_RESET_VI 15 =20 +#define TEGRA114_MC_PTCR 0 +#define TEGRA114_MC_DISPLAY0A 1 +#define TEGRA114_MC_DISPLAY0AB 2 +#define TEGRA114_MC_DISPLAY0B 3 +#define TEGRA114_MC_DISPLAY0BB 4 +#define TEGRA114_MC_DISPLAY0C 5 +#define TEGRA114_MC_DISPLAY0CB 6 +#define TEGRA114_MC_DISPLAY1B 7 +#define TEGRA114_MC_DISPLAY1BB 8 +#define TEGRA114_MC_EPPUP 9 +#define TEGRA114_MC_G2PR 10 +#define TEGRA114_MC_G2SR 11 +#define TEGRA114_MC_MPEUNIFBR 12 +#define TEGRA114_MC_VIRUV 13 +#define TEGRA114_MC_AFIR 14 +#define TEGRA114_MC_AVPCARM7R 15 +#define TEGRA114_MC_DISPLAYHC 16 +#define TEGRA114_MC_DISPLAYHCB 17 +#define TEGRA114_MC_FDCDRD 18 +#define TEGRA114_MC_FDCDRD2 19 +#define TEGRA114_MC_G2DR 20 +#define TEGRA114_MC_HDAR 21 +#define TEGRA114_MC_HOST1XDMAR 22 +#define TEGRA114_MC_HOST1XR 23 +#define TEGRA114_MC_IDXSRD 24 +#define TEGRA114_MC_IDXSRD2 25 +#define TEGRA114_MC_MPE_IPRED 26 +#define TEGRA114_MC_MPEAMEMRD 27 +#define TEGRA114_MC_MPECSRD 28 +#define TEGRA114_MC_PPCSAHBDMAR 29 +#define TEGRA114_MC_PPCSAHBSLVR 30 +#define TEGRA114_MC_SATAR 31 +#define TEGRA114_MC_TEXSRD 32 +#define TEGRA114_MC_TEXSRD2 33 +#define TEGRA114_MC_VDEBSEVR 34 +#define TEGRA114_MC_VDEMBER 35 +#define TEGRA114_MC_VDEMCER 36 +#define TEGRA114_MC_VDETPER 37 +#define TEGRA114_MC_MPCORELPR 38 +#define TEGRA114_MC_MPCORER 39 +#define TEGRA114_MC_EPPU 40 +#define TEGRA114_MC_EPPV 41 +#define TEGRA114_MC_EPPY 42 +#define TEGRA114_MC_MPEUNIFBW 43 +#define TEGRA114_MC_VIWSB 44 +#define TEGRA114_MC_VIWU 45 +#define TEGRA114_MC_VIWV 46 +#define TEGRA114_MC_VIWY 47 +#define TEGRA114_MC_G2DW 48 +#define TEGRA114_MC_AFIW 49 +#define TEGRA114_MC_AVPCARM7W 50 +#define TEGRA114_MC_FDCDWR 51 +#define TEGRA114_MC_FDCDWR2 52 +#define TEGRA114_MC_HDAW 53 +#define TEGRA114_MC_HOST1XW 54 +#define TEGRA114_MC_ISPW 55 +#define TEGRA114_MC_MPCORELPW 56 +#define TEGRA114_MC_MPCOREW 57 +#define TEGRA114_MC_MPECSWR 58 +#define TEGRA114_MC_PPCSAHBDMAW 59 +#define TEGRA114_MC_PPCSAHBSLVW 60 +#define TEGRA114_MC_SATAW 61 +#define TEGRA114_MC_VDEBSEVW 62 +#define TEGRA114_MC_VDEDBGW 63 +#define TEGRA114_MC_VDEMBEW 64 +#define TEGRA114_MC_VDETPMW 65 + #endif --=20 2.48.1 From nobody Sat Oct 4 03:17:20 2025 Received: from mail-ej1-f52.google.com (mail-ej1-f52.google.com [209.85.218.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AC2B932A3F4; Wed, 20 Aug 2025 15:13:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755702833; cv=none; b=SBEK3ip48sBlrFtClr8vstwgvh1OcMLaQwH9O8DUJQTmQbb62AAMubr6Y50vP6g49eom4b1r52n57X+oNNiZv7wei8ztOnrvvbTOHWlRJ3VYY4iG44xslmZ0iREkLhpaAyUYdlmg/4XcBYkbbjUnbTjqC8RJlW83WoAKbo3t7vY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755702833; c=relaxed/simple; bh=owTRPtqrvczC5EPPWXPj6YcqU35/jyPT8pjXzkhIZ1Q=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=n5eZWxTlPq7F/F4gOH+C1y70FXOfra3s8Lw4oNLoGztq0rhEYQ59ETGAPHAjefLFaptC4dRrHnWfHgJGy1CXaC/E8P7eJi/jK7p4EY22QsxSBOgbXkcu5rqA2T/EbvErZdRgIROMesJ2xQJNAoTsiFbrBm+Lax8CUv3Z7e26GZw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Plu94ALK; arc=none smtp.client-ip=209.85.218.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Plu94ALK" Received: by mail-ej1-f52.google.com with SMTP id a640c23a62f3a-afcb78da8a7so1056035266b.1; Wed, 20 Aug 2025 08:13:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1755702830; x=1756307630; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=iJb3d8AETVqrx6c17VKT25NC3GUd37gM8BTULpRUjZ4=; b=Plu94ALKP7jvLjR45QBR/QZnUVIipY97BIVWx+Y960tRlQOjDTsxyZZ1sb5gQDm2ZQ b+P968YvrvrQTt0dF0h4Hij/t5xNRrCHiowNX6P2Pbpk/K0b6V96Y+YxCbgQw1WkOrjf nwTn/04cObmeYmMTxYQrf0a+RmoI3EWKMoj5zE+fr/tE/3VybCxOGHuPHMdS1rToEa9Z S4tgi01/6xG85wqVHsYJ9y/VKx2E87R394htgKZFl9G1rr6Is08HPuG7ffM0NTczArSo BkiAaf9WFrgFg5UwR7oLrSRIJYQ4zgeKa+TUTd/WJdyw6UyqsSKibfx10PIVhW3zxPEn Sv9A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755702830; x=1756307630; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=iJb3d8AETVqrx6c17VKT25NC3GUd37gM8BTULpRUjZ4=; b=k+YRVDzHfEblVTlrxg6ZC7yRYZNWzi1gxGp0A9Xyhgt6w5lfeA32k33LqB/Z/S3nVd mvHF+RUg+T+J9B3OsRiPVGVPNtXuFLKjP9IFwdohHwkbMjoEzqtty1H3ef6seQM8AzP2 V2VKGfxwKwGlZYCb3GCPbi+xvQewKm8SNJZKKLJoVTQ652IbfDYrVRy7uxUJZBIdHC3e hN97NofSTwQikB7NWp/5Jevz1JPo9UY3iAHFNa2y1e9hmMnQUT5F8rdjKlUeHURbnSP7 kuoiG/mzGQ6gmrCdTbFYpU7Uo8YoJ4fWH6umtcaJ5uzMxCXG81SrkUkFtErTTUPeQM2r /Szw== X-Forwarded-Encrypted: i=1; AJvYcCVjfyNgtD/PePhHtt3Xhg7oIBZ4MI9MpZxZkDLfAXr2rOVKQwzBrYP0WsxHiGi5mYJ953nLLsjCbTckn9Y=@vger.kernel.org, AJvYcCWHHBFS9oP3xoRX2VQ+thJ3e9oq5Izmg6CwvSrH53Vw0Atkl+1ENBjWKGa3dIbzJkXzJ/zoIsNnv2O+@vger.kernel.org, AJvYcCXRKdEEGp2D6A5XRucSRqtH2fKlHZGO32CCnu8RBceIvJylDE5GomoPuA8u+ZbImNA/McPMrS5WNOFt@vger.kernel.org X-Gm-Message-State: AOJu0Yz3PCib4Q9imKG28zZqhymNYxyvtczg3GIThumVDmuu95zST8Qt Uuh/D66KYbGfYIL6I9pW5FMnlstQjKf/DOaUCUNX09OyYOyzAnJZ8aSt X-Gm-Gg: ASbGncsOld++N2X2LuL906tc5nc384yJVyi8aFp8CrqGemwLuh1pc9nsiXy2jzMiuix LitQUnWi2Vc8o2AueUyTv6jcukY6SK4pvEYjKCc3IMTN8l+Fx5ufgjXyOBj2FRGx0Gqgo9V/WFu +zheyjgyak0r3iCLO9Ic5eFtVTQZi0s0xQTM9c1JIIB7KVKBQJEQHv2uwNZnQJsBoXX9yidnCML UH5UXvrC8eU3eJFZc8xg70/hISUQlw3hluTOZ9d5wTEtiPuHcyfCOYt0Cj80P+GN4r6fXKFS6os 1U0T6P6dU7jmbQMeCV3j3M1BwdVIHnXnd9mRQPWM0n64xZkVq2bKpjZCMsaPTErCs5xMhZ5VWq0 zWhceJ0KuLLNe59HzymDv1aLg X-Google-Smtp-Source: AGHT+IEdb2sJYMnTSfZPUYmdhPOAVg6v/3Xx6MGRH063d/okeRlKff1hM9JGS7oGjYBaXQSmwv0khQ== X-Received: by 2002:a17:907:c25:b0:afc:b618:ca7c with SMTP id a640c23a62f3a-afdf01fa122mr277772666b.48.1755702829840; Wed, 20 Aug 2025 08:13:49 -0700 (PDT) Received: from xeon.. ([188.163.112.76]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-afdef1d34f8sm175905166b.83.2025.08.20.08.13.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 20 Aug 2025 08:13:49 -0700 (PDT) From: Svyatoslav Ryhel To: Krzysztof Kozlowski , Rob Herring , Conor Dooley , Thierry Reding , Thierry Reding , Jonathan Hunter , Prashant Gaikwad , Mikko Perttunen , Michael Turquette , Stephen Boyd , Svyatoslav Ryhel , Jonathan Cameron , Dmitry Osipenko Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-clk@vger.kernel.org Subject: [PATCH v2 5/9] clk: tegra: remove EMC to MC clock mux in Tegra114 Date: Wed, 20 Aug 2025 18:13:19 +0300 Message-ID: <20250820151323.167772-6-clamor95@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250820151323.167772-1-clamor95@gmail.com> References: <20250820151323.167772-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Configure EMC without mux for correct EMC driver support. Signed-off-by: Svyatoslav Ryhel --- drivers/clk/tegra/clk-tegra114.c | 48 ++++++++++++++++++++++---------- 1 file changed, 33 insertions(+), 15 deletions(-) diff --git a/drivers/clk/tegra/clk-tegra114.c b/drivers/clk/tegra/clk-tegra= 114.c index 3eaa97c7d79e..54e8fb5a7bfb 100644 --- a/drivers/clk/tegra/clk-tegra114.c +++ b/drivers/clk/tegra/clk-tegra114.c @@ -622,10 +622,6 @@ static const char *mux_plld_out0_plld2_out0[] =3D { }; #define mux_plld_out0_plld2_out0_idx NULL =20 -static const char *mux_pllmcp_clkm[] =3D { - "pll_m_out0", "pll_c_out0", "pll_p_out0", "clk_m", "pll_m_ud", -}; - static const struct clk_div_table pll_re_div_table[] =3D { { .val =3D 0, .div =3D 1 }, { .val =3D 1, .div =3D 2 }, @@ -672,7 +668,6 @@ static struct tegra_clk tegra114_clks[tegra_clk_max] __= initdata =3D { [tegra_clk_csi] =3D { .dt_id =3D TEGRA114_CLK_CSI, .present =3D true }, [tegra_clk_i2c2] =3D { .dt_id =3D TEGRA114_CLK_I2C2, .present =3D true }, [tegra_clk_uartc] =3D { .dt_id =3D TEGRA114_CLK_UARTC, .present =3D true = }, - [tegra_clk_emc] =3D { .dt_id =3D TEGRA114_CLK_EMC, .present =3D true }, [tegra_clk_usb2] =3D { .dt_id =3D TEGRA114_CLK_USB2, .present =3D true }, [tegra_clk_usb3] =3D { .dt_id =3D TEGRA114_CLK_USB3, .present =3D true }, [tegra_clk_vde_8] =3D { .dt_id =3D TEGRA114_CLK_VDE, .present =3D true }, @@ -1048,14 +1043,7 @@ static __init void tegra114_periph_clk_init(void __i= omem *clk_base, 0, 82, periph_clk_enb_refcnt); clks[TEGRA114_CLK_DSIB] =3D clk; =20 - /* emc mux */ - clk =3D clk_register_mux(NULL, "emc_mux", mux_pllmcp_clkm, - ARRAY_SIZE(mux_pllmcp_clkm), - CLK_SET_RATE_NO_REPARENT, - clk_base + CLK_SOURCE_EMC, - 29, 3, 0, &emc_lock); - - clk =3D tegra_clk_register_mc("mc", "emc_mux", clk_base + CLK_SOURCE_EMC, + clk =3D tegra_clk_register_mc("mc", "emc", clk_base + CLK_SOURCE_EMC, &emc_lock); clks[TEGRA114_CLK_MC] =3D clk; =20 @@ -1321,6 +1309,28 @@ static int tegra114_reset_deassert(unsigned long id) return 0; } =20 +#ifdef CONFIG_TEGRA124_CLK_EMC +static struct clk *tegra114_clk_src_onecell_get(struct of_phandle_args *cl= kspec, + void *data) +{ + struct clk_hw *hw; + struct clk *clk; + + clk =3D of_clk_src_onecell_get(clkspec, data); + if (IS_ERR(clk)) + return clk; + + hw =3D __clk_get_hw(clk); + + if (clkspec->args[0] =3D=3D TEGRA114_CLK_EMC) { + if (!tegra124_clk_emc_driver_available(hw)) + return ERR_PTR(-EPROBE_DEFER); + } + + return clk; +} +#endif + static void __init tegra114_clock_init(struct device_node *np) { struct device_node *node; @@ -1362,16 +1372,24 @@ static void __init tegra114_clock_init(struct devic= e_node *np) tegra_audio_clk_init(clk_base, pmc_base, tegra114_clks, tegra114_audio_plls, ARRAY_SIZE(tegra114_audio_plls), 24000000); + + tegra_clk_apply_init_table =3D tegra114_clock_apply_init_table; + tegra_super_clk_gen4_init(clk_base, pmc_base, tegra114_clks, &pll_x_params); =20 tegra_init_special_resets(1, tegra114_reset_assert, tegra114_reset_deassert); =20 +#ifdef CONFIG_TEGRA124_CLK_EMC + tegra_add_of_provider(np, tegra114_clk_src_onecell_get); + clks[TEGRA114_CLK_EMC] =3D tegra124_clk_register_emc(clk_base, np, + &emc_lock); +#else tegra_add_of_provider(np, of_clk_src_onecell_get); - tegra_register_devclks(devclks, ARRAY_SIZE(devclks)); +#endif =20 - tegra_clk_apply_init_table =3D tegra114_clock_apply_init_table; + tegra_register_devclks(devclks, ARRAY_SIZE(devclks)); =20 tegra_cpu_car_ops =3D &tegra114_cpu_car_ops; } --=20 2.48.1 From nobody Sat Oct 4 03:17:20 2025 Received: from mail-ed1-f47.google.com (mail-ed1-f47.google.com [209.85.208.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 07729341AA7; Wed, 20 Aug 2025 15:13:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755702835; cv=none; b=tSs30qFQ8nYElKkCmO8cnW5U9Z8kGNR6JfCytWIN11I6zVByribDgTqWK/vWD2dK580m6Y4RTNkkwBSLBqLXXXrQWrM5l/vBt8AVHfqdybbFCgO18XT+ie9wN1V0EgqT9wmrerZesAYd2QeaGiMg7o+CZlCoChlxvRI4JjnGkH0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755702835; c=relaxed/simple; bh=6jQSrwH7ipH0nEkTGUoLHwCyoxsBgAmpvRdIoQlw5pk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=EzEGIXkwf98Rbuhdn0qF0WNa9njVVqiuxDbRVkKo0+X7tRE5lTHlrSBcAF1oVyCzFMHHU6RV6jaRdiDIslBfTfdlVZj4USiXbk85DKrKpQCh2Ts77iOBZ/RDR070ccmU5X4kXO6fpY/1t45G3HIHjBEbI4SqnhtwYakOKITKik0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=m7g6QANO; arc=none smtp.client-ip=209.85.208.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="m7g6QANO" Received: by mail-ed1-f47.google.com with SMTP id 4fb4d7f45d1cf-6188b5ad4f0so27512a12.0; Wed, 20 Aug 2025 08:13:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1755702831; x=1756307631; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=hLCxSPlJ/jNNOOnGmgwss6jiEn51DvTSVZm4+Drku5U=; b=m7g6QANOgz7C8fTKAj88ldfMqkUsA11O/iUjhYX6tIsSbWKLkmImUNkJCsgW4lk2D9 nGZ0C4CEJR8bSL/NRWQTdY5PKOjstIdwVO4neiCYGKMb2Jo//7qv85lfKRVJwmkIap76 vB4PZ0HGW+3tijAcgy6UsPTOlgsB2mDBxoGXTH+tAFmFMIXrcl/kDnTbcU1UdPVTpW79 Q4wEJna19HYcPZWYitwY0GRBI0bAYGll3Bl/wpXjcpEzkAFpoyt18uUNmedVm9VHRcVo u6dffiNk2sl+WvV3aqVrCH4d0zUCqLjbxQ/uEoAooRmK66JH0BP93AsVenkjFarx3n4V TW9Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755702831; x=1756307631; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=hLCxSPlJ/jNNOOnGmgwss6jiEn51DvTSVZm4+Drku5U=; b=LFAGQe8fOhp1vA27SGslglfOAp7ZZ50pjZuiCV5oTtBWM1Kp9j2xtnbJ3ytlN+ZG/U /VzDaNU4coQM5w4/98jQh/bGevX7LTkM7SrOw5cG2tqHTi+fhs3Zu1ydUUr/wB5RZGX3 ++RcFWFB58rkE9gE9Rcu7Au+vyezj2u/K460j+DToetnmDnyYgfFeUIMhv1v0FX2ku5T Uy6FTVed5DVosv/hxeg2TP1PC8Dpbbf0iB2SZc3xvvtstSSWKDbWE1uBN+EHJ8nDxEpv /lgi67c2wVd6q1f+mRGeS0nPWVG2LURargtsbx0BmAkRAf+yCs+3z+3jqTLzYEq2jW1i htLg== X-Forwarded-Encrypted: i=1; AJvYcCVQfQehdJOVHHuGcisCQ489/JbJnBXUwavRfyNBOoBlNxmxMf5NYMqwmOF4fjqbWZmUxlYu2g+EalKm@vger.kernel.org, AJvYcCVzhjHzKUSVe0koZyEKd+qWxRY42/zPDnBvOr/5bFeQa89on+JUy7+4IYN8uBC9Lqx+qsd9iY++lmQ56ks=@vger.kernel.org, AJvYcCXiyAjDlXLEIkFpN7cKMT2qedArl5j3wqLMUX6HTLyMMR+yAFndODTCxz48Ji4+W+HPY1/wT9D6r5Hm@vger.kernel.org X-Gm-Message-State: AOJu0YyMd6EdsnCtxQdHH91gvOSOCSuPjYPq54mds1v2dw6zWukoSCk6 CSYfPpvpnhChQjHvwdaXg7yIO66YAhWmc6t1ZJorggy9rQgZTeiTIHsS X-Gm-Gg: ASbGncvto3y47i+A5NG4mBfj8S1ve5Jdr05ojwk/PZCdoQEYa2bXuTWs5q4uogBcmRV JUBV5NOtuYmJxVlRThrQj3jPo3U4ql7HPwONjbV1Bbapt165Cv7fXVKqRDs0KRT2Iwj/wd/yjdI na0hA9jJ8PYf5rekQs5DXnvI85vQY0vITlt2OMwGrbMHz5Bcnm2rU6vc+NpASC456FFe05oZ7+V P5Q1oZeZ/M4gnoy7W4uRRtUMSzRAlmWFZmtUbjXqubDUeCm8fEjHjLIoflnxMmxY6fCSB+ufJUb YsTL+SmKsiVYkdz+72DO8MtqtUctv64iK6sJP2nyGFJ6FDsRWyc0vE1OBKeYbstNhmq4aPKVEDK DRN9eGuOwoH7vqA== X-Google-Smtp-Source: AGHT+IHR8l8CnZFMORYV+NBogXwGCqrVy3SDHzSca0vRkDOSy8x2Jvgzuvk4vA1CwG5NohoYk/F0vg== X-Received: by 2002:a17:907:1c9b:b0:ae3:f903:e41 with SMTP id a640c23a62f3a-afdf0236d35mr292474166b.54.1755702831202; Wed, 20 Aug 2025 08:13:51 -0700 (PDT) Received: from xeon.. ([188.163.112.76]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-afdef1d34f8sm175905166b.83.2025.08.20.08.13.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 20 Aug 2025 08:13:50 -0700 (PDT) From: Svyatoslav Ryhel To: Krzysztof Kozlowski , Rob Herring , Conor Dooley , Thierry Reding , Thierry Reding , Jonathan Hunter , Prashant Gaikwad , Mikko Perttunen , Michael Turquette , Stephen Boyd , Svyatoslav Ryhel , Jonathan Cameron , Dmitry Osipenko Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-clk@vger.kernel.org Subject: [PATCH v2 6/9] dt-bindings: memory: Document Tegra114 External Memory Controller Date: Wed, 20 Aug 2025 18:13:20 +0300 Message-ID: <20250820151323.167772-7-clamor95@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250820151323.167772-1-clamor95@gmail.com> References: <20250820151323.167772-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Include Tegra114 support into existing Tegra124 EMC schema with the most notable difference being the amount of EMC timings and a few SoC unique entries. Signed-off-by: Svyatoslav Ryhel --- .../nvidia,tegra124-emc.yaml | 445 ++++++++++++------ 1 file changed, 292 insertions(+), 153 deletions(-) diff --git a/Documentation/devicetree/bindings/memory-controllers/nvidia,te= gra124-emc.yaml b/Documentation/devicetree/bindings/memory-controllers/nvid= ia,tegra124-emc.yaml index f5f03bf36413..ad755f8b68ea 100644 --- a/Documentation/devicetree/bindings/memory-controllers/nvidia,tegra124-= emc.yaml +++ b/Documentation/devicetree/bindings/memory-controllers/nvidia,tegra124-= emc.yaml @@ -16,7 +16,9 @@ description: | =20 properties: compatible: - const: nvidia,tegra124-emc + enum: + - nvidia,tegra114-emc + - nvidia,tegra124-emc =20 reg: maxItems: 1 @@ -29,6 +31,9 @@ properties: items: - const: emc =20 + interrupts: + maxItems: 1 + "#interconnect-cells": const: 0 =20 @@ -161,156 +166,7 @@ patternProperties: description: value of the EMC_ZCAL_INTERVAL register for this set of timi= ngs =20 - nvidia,emc-configuration: - description: - EMC timing characterization data. These are the registers (s= ee - section "15.6.2 EMC Registers" in the TRM) whose values need= to - be specified, according to the board documentation. - $ref: /schemas/types.yaml#/definitions/uint32-array - items: - - description: EMC_RC - - description: EMC_RFC - - description: EMC_RFC_SLR - - description: EMC_RAS - - description: EMC_RP - - description: EMC_R2W - - description: EMC_W2R - - description: EMC_R2P - - description: EMC_W2P - - description: EMC_RD_RCD - - description: EMC_WR_RCD - - description: EMC_RRD - - description: EMC_REXT - - description: EMC_WEXT - - description: EMC_WDV - - description: EMC_WDV_MASK - - description: EMC_QUSE - - description: EMC_QUSE_WIDTH - - description: EMC_IBDLY - - description: EMC_EINPUT - - description: EMC_EINPUT_DURATION - - description: EMC_PUTERM_EXTRA - - description: EMC_PUTERM_WIDTH - - description: EMC_PUTERM_ADJ - - description: EMC_CDB_CNTL_1 - - description: EMC_CDB_CNTL_2 - - description: EMC_CDB_CNTL_3 - - description: EMC_QRST - - description: EMC_QSAFE - - description: EMC_RDV - - description: EMC_RDV_MASK - - description: EMC_REFRESH - - description: EMC_BURST_REFRESH_NUM - - description: EMC_PRE_REFRESH_REQ_CNT - - description: EMC_PDEX2WR - - description: EMC_PDEX2RD - - description: EMC_PCHG2PDEN - - description: EMC_ACT2PDEN - - description: EMC_AR2PDEN - - description: EMC_RW2PDEN - - description: EMC_TXSR - - description: EMC_TXSRDLL - - description: EMC_TCKE - - description: EMC_TCKESR - - description: EMC_TPD - - description: EMC_TFAW - - description: EMC_TRPAB - - description: EMC_TCLKSTABLE - - description: EMC_TCLKSTOP - - description: EMC_TREFBW - - description: EMC_FBIO_CFG6 - - description: EMC_ODT_WRITE - - description: EMC_ODT_READ - - description: EMC_FBIO_CFG5 - - description: EMC_CFG_DIG_DLL - - description: EMC_CFG_DIG_DLL_PERIOD - - description: EMC_DLL_XFORM_DQS0 - - description: EMC_DLL_XFORM_DQS1 - - description: EMC_DLL_XFORM_DQS2 - - description: EMC_DLL_XFORM_DQS3 - - description: EMC_DLL_XFORM_DQS4 - - description: EMC_DLL_XFORM_DQS5 - - description: EMC_DLL_XFORM_DQS6 - - description: EMC_DLL_XFORM_DQS7 - - description: EMC_DLL_XFORM_DQS8 - - description: EMC_DLL_XFORM_DQS9 - - description: EMC_DLL_XFORM_DQS10 - - description: EMC_DLL_XFORM_DQS11 - - description: EMC_DLL_XFORM_DQS12 - - description: EMC_DLL_XFORM_DQS13 - - description: EMC_DLL_XFORM_DQS14 - - description: EMC_DLL_XFORM_DQS15 - - description: EMC_DLL_XFORM_QUSE0 - - description: EMC_DLL_XFORM_QUSE1 - - description: EMC_DLL_XFORM_QUSE2 - - description: EMC_DLL_XFORM_QUSE3 - - description: EMC_DLL_XFORM_QUSE4 - - description: EMC_DLL_XFORM_QUSE5 - - description: EMC_DLL_XFORM_QUSE6 - - description: EMC_DLL_XFORM_QUSE7 - - description: EMC_DLL_XFORM_ADDR0 - - description: EMC_DLL_XFORM_ADDR1 - - description: EMC_DLL_XFORM_ADDR2 - - description: EMC_DLL_XFORM_ADDR3 - - description: EMC_DLL_XFORM_ADDR4 - - description: EMC_DLL_XFORM_ADDR5 - - description: EMC_DLL_XFORM_QUSE8 - - description: EMC_DLL_XFORM_QUSE9 - - description: EMC_DLL_XFORM_QUSE10 - - description: EMC_DLL_XFORM_QUSE11 - - description: EMC_DLL_XFORM_QUSE12 - - description: EMC_DLL_XFORM_QUSE13 - - description: EMC_DLL_XFORM_QUSE14 - - description: EMC_DLL_XFORM_QUSE15 - - description: EMC_DLI_TRIM_TXDQS0 - - description: EMC_DLI_TRIM_TXDQS1 - - description: EMC_DLI_TRIM_TXDQS2 - - description: EMC_DLI_TRIM_TXDQS3 - - description: EMC_DLI_TRIM_TXDQS4 - - description: EMC_DLI_TRIM_TXDQS5 - - description: EMC_DLI_TRIM_TXDQS6 - - description: EMC_DLI_TRIM_TXDQS7 - - description: EMC_DLI_TRIM_TXDQS8 - - description: EMC_DLI_TRIM_TXDQS9 - - description: EMC_DLI_TRIM_TXDQS10 - - description: EMC_DLI_TRIM_TXDQS11 - - description: EMC_DLI_TRIM_TXDQS12 - - description: EMC_DLI_TRIM_TXDQS13 - - description: EMC_DLI_TRIM_TXDQS14 - - description: EMC_DLI_TRIM_TXDQS15 - - description: EMC_DLL_XFORM_DQ0 - - description: EMC_DLL_XFORM_DQ1 - - description: EMC_DLL_XFORM_DQ2 - - description: EMC_DLL_XFORM_DQ3 - - description: EMC_DLL_XFORM_DQ4 - - description: EMC_DLL_XFORM_DQ5 - - description: EMC_DLL_XFORM_DQ6 - - description: EMC_DLL_XFORM_DQ7 - - description: EMC_XM2CMDPADCTRL - - description: EMC_XM2CMDPADCTRL4 - - description: EMC_XM2CMDPADCTRL5 - - description: EMC_XM2DQPADCTRL2 - - description: EMC_XM2DQPADCTRL3 - - description: EMC_XM2CLKPADCTRL - - description: EMC_XM2CLKPADCTRL2 - - description: EMC_XM2COMPPADCTRL - - description: EMC_XM2VTTGENPADCTRL - - description: EMC_XM2VTTGENPADCTRL2 - - description: EMC_XM2VTTGENPADCTRL3 - - description: EMC_XM2DQSPADCTRL3 - - description: EMC_XM2DQSPADCTRL4 - - description: EMC_XM2DQSPADCTRL5 - - description: EMC_XM2DQSPADCTRL6 - - description: EMC_DSR_VTTGEN_DRV - - description: EMC_TXDSRVTTGEN - - description: EMC_FBIO_SPARE - - description: EMC_ZCAL_WAIT_CNT - - description: EMC_MRS_WAIT_CNT2 - - description: EMC_CTT - - description: EMC_CTT_DURATION - - description: EMC_CFG_PIPE - - description: EMC_DYN_SELF_REF_CONTROL - - description: EMC_QPOP + nvidia,emc-configuration: true =20 required: - clock-frequency @@ -318,9 +174,7 @@ patternProperties: - nvidia,emc-auto-cal-config2 - nvidia,emc-auto-cal-config3 - nvidia,emc-auto-cal-interval - - nvidia,emc-bgbias-ctl0 - nvidia,emc-cfg - - nvidia,emc-cfg-2 - nvidia,emc-ctt-term-ctrl - nvidia,emc-mode-1 - nvidia,emc-mode-2 @@ -344,6 +198,291 @@ required: - "#interconnect-cells" - operating-points-v2 =20 +allOf: + - if: + properties: + compatible: + contains: + enum: + - nvidia,tegra114-emc + then: + patternProperties: + "^emc-timings-[0-9]+$": + patternProperties: + "^timing-[0-9]+$": + properties: + nvidia,emc-configuration: + description: + EMC timing characterization data. These are the regist= ers (see + section "20.11.2 EMC Registers" in the TRM) whose valu= es need to + be specified, according to the board documentation. + $ref: /schemas/types.yaml#/definitions/uint32-array + items: + - description: EMC_RC + - description: EMC_RFC + - description: EMC_RAS + - description: EMC_RP + - description: EMC_R2W + - description: EMC_W2R + - description: EMC_R2P + - description: EMC_W2P + - description: EMC_RD_RCD + - description: EMC_WR_RCD + - description: EMC_RRD + - description: EMC_REXT + - description: EMC_WEXT + - description: EMC_WDV + - description: EMC_WDV_MASK + - description: EMC_QUSE + - description: EMC_IBDLY + - description: EMC_EINPUT + - description: EMC_EINPUT_DURATION + - description: EMC_PUTERM_EXTRA + - description: EMC_CDB_CNTL_1 + - description: EMC_CDB_CNTL_2 + - description: EMC_QRST + - description: EMC_QSAFE + - description: EMC_RDV + - description: EMC_RDV_MASK + - description: EMC_REFRESH + - description: EMC_BURST_REFRESH_NUM + - description: EMC_PRE_REFRESH_REQ_CNT + - description: EMC_PDEX2WR + - description: EMC_PDEX2RD + - description: EMC_PCHG2PDEN + - description: EMC_ACT2PDEN + - description: EMC_AR2PDEN + - description: EMC_RW2PDEN + - description: EMC_TXSR + - description: EMC_TXSRDLL + - description: EMC_TCKE + - description: EMC_TCKESR + - description: EMC_TPD + - description: EMC_TFAW + - description: EMC_TRPAB + - description: EMC_TCLKSTABLE + - description: EMC_TCLKSTOP + - description: EMC_TREFBW + - description: EMC_QUSE_EXTRA + - description: EMC_FBIO_CFG6 + - description: EMC_ODT_WRITE + - description: EMC_ODT_READ + - description: EMC_FBIO_CFG5 + - description: EMC_CFG_DIG_DLL + - description: EMC_CFG_DIG_DLL_PERIOD + - description: EMC_DLL_XFORM_DQS0 + - description: EMC_DLL_XFORM_DQS1 + - description: EMC_DLL_XFORM_DQS2 + - description: EMC_DLL_XFORM_DQS3 + - description: EMC_DLL_XFORM_DQS4 + - description: EMC_DLL_XFORM_DQS5 + - description: EMC_DLL_XFORM_DQS6 + - description: EMC_DLL_XFORM_DQS7 + - description: EMC_DLL_XFORM_QUSE0 + - description: EMC_DLL_XFORM_QUSE1 + - description: EMC_DLL_XFORM_QUSE2 + - description: EMC_DLL_XFORM_QUSE3 + - description: EMC_DLL_XFORM_QUSE4 + - description: EMC_DLL_XFORM_QUSE5 + - description: EMC_DLL_XFORM_QUSE6 + - description: EMC_DLL_XFORM_QUSE7 + - description: EMC_DLI_TRIM_TXDQS0 + - description: EMC_DLI_TRIM_TXDQS1 + - description: EMC_DLI_TRIM_TXDQS2 + - description: EMC_DLI_TRIM_TXDQS3 + - description: EMC_DLI_TRIM_TXDQS4 + - description: EMC_DLI_TRIM_TXDQS5 + - description: EMC_DLI_TRIM_TXDQS6 + - description: EMC_DLI_TRIM_TXDQS7 + - description: EMC_DLL_XFORM_DQ0 + - description: EMC_DLL_XFORM_DQ1 + - description: EMC_DLL_XFORM_DQ2 + - description: EMC_DLL_XFORM_DQ3 + - description: EMC_XM2CMDPADCTRL + - description: EMC_XM2CMDPADCTRL4 + - description: EMC_XM2DQPADCTRL2 + - description: EMC_XM2CLKPADCTRL + - description: EMC_XM2COMPPADCTRL + - description: EMC_XM2VTTGENPADCTRL + - description: EMC_XM2VTTGENPADCTRL2 + - description: EMC_XM2DQSPADCTRL3 + - description: EMC_XM2DQSPADCTRL4 + - description: EMC_DSR_VTTGEN_DRV + - description: EMC_TXDSRVTTGEN + - description: EMC_FBIO_SPARE + - description: EMC_ZCAL_WAIT_CNT + - description: EMC_MRS_WAIT_CNT2 + - description: EMC_CTT + - description: EMC_CTT_DURATION + - description: EMC_DYN_SELF_REF_CONTROL + + - if: + properties: + compatible: + contains: + enum: + - nvidia,tegra124-emc + then: + patternProperties: + "^emc-timings-[0-9]+$": + patternProperties: + "^timing-[0-9]+$": + properties: + nvidia,emc-configuration: + description: + EMC timing characterization data. These are the regist= ers (see + section "15.6.2 EMC Registers" in the TRM) whose value= s need to + be specified, according to the board documentation. + $ref: /schemas/types.yaml#/definitions/uint32-array + items: + - description: EMC_RC + - description: EMC_RFC + - description: EMC_RFC_SLR + - description: EMC_RAS + - description: EMC_RP + - description: EMC_R2W + - description: EMC_W2R + - description: EMC_R2P + - description: EMC_W2P + - description: EMC_RD_RCD + - description: EMC_WR_RCD + - description: EMC_RRD + - description: EMC_REXT + - description: EMC_WEXT + - description: EMC_WDV + - description: EMC_WDV_MASK + - description: EMC_QUSE + - description: EMC_QUSE_WIDTH + - description: EMC_IBDLY + - description: EMC_EINPUT + - description: EMC_EINPUT_DURATION + - description: EMC_PUTERM_EXTRA + - description: EMC_PUTERM_WIDTH + - description: EMC_PUTERM_ADJ + - description: EMC_CDB_CNTL_1 + - description: EMC_CDB_CNTL_2 + - description: EMC_CDB_CNTL_3 + - description: EMC_QRST + - description: EMC_QSAFE + - description: EMC_RDV + - description: EMC_RDV_MASK + - description: EMC_REFRESH + - description: EMC_BURST_REFRESH_NUM + - description: EMC_PRE_REFRESH_REQ_CNT + - description: EMC_PDEX2WR + - description: EMC_PDEX2RD + - description: EMC_PCHG2PDEN + - description: EMC_ACT2PDEN + - description: EMC_AR2PDEN + - description: EMC_RW2PDEN + - description: EMC_TXSR + - description: EMC_TXSRDLL + - description: EMC_TCKE + - description: EMC_TCKESR + - description: EMC_TPD + - description: EMC_TFAW + - description: EMC_TRPAB + - description: EMC_TCLKSTABLE + - description: EMC_TCLKSTOP + - description: EMC_TREFBW + - description: EMC_FBIO_CFG6 + - description: EMC_ODT_WRITE + - description: EMC_ODT_READ + - description: EMC_FBIO_CFG5 + - description: EMC_CFG_DIG_DLL + - description: EMC_CFG_DIG_DLL_PERIOD + - description: EMC_DLL_XFORM_DQS0 + - description: EMC_DLL_XFORM_DQS1 + - description: EMC_DLL_XFORM_DQS2 + - description: EMC_DLL_XFORM_DQS3 + - description: EMC_DLL_XFORM_DQS4 + - description: EMC_DLL_XFORM_DQS5 + - description: EMC_DLL_XFORM_DQS6 + - description: EMC_DLL_XFORM_DQS7 + - description: EMC_DLL_XFORM_DQS8 + - description: EMC_DLL_XFORM_DQS9 + - description: EMC_DLL_XFORM_DQS10 + - description: EMC_DLL_XFORM_DQS11 + - description: EMC_DLL_XFORM_DQS12 + - description: EMC_DLL_XFORM_DQS13 + - description: EMC_DLL_XFORM_DQS14 + - description: EMC_DLL_XFORM_DQS15 + - description: EMC_DLL_XFORM_QUSE0 + - description: EMC_DLL_XFORM_QUSE1 + - description: EMC_DLL_XFORM_QUSE2 + - description: EMC_DLL_XFORM_QUSE3 + - description: EMC_DLL_XFORM_QUSE4 + - description: EMC_DLL_XFORM_QUSE5 + - description: EMC_DLL_XFORM_QUSE6 + - description: EMC_DLL_XFORM_QUSE7 + - description: EMC_DLL_XFORM_ADDR0 + - description: EMC_DLL_XFORM_ADDR1 + - description: EMC_DLL_XFORM_ADDR2 + - description: EMC_DLL_XFORM_ADDR3 + - description: EMC_DLL_XFORM_ADDR4 + - description: EMC_DLL_XFORM_ADDR5 + - description: EMC_DLL_XFORM_QUSE8 + - description: EMC_DLL_XFORM_QUSE9 + - description: EMC_DLL_XFORM_QUSE10 + - description: EMC_DLL_XFORM_QUSE11 + - description: EMC_DLL_XFORM_QUSE12 + - description: EMC_DLL_XFORM_QUSE13 + - description: EMC_DLL_XFORM_QUSE14 + - description: EMC_DLL_XFORM_QUSE15 + - description: EMC_DLI_TRIM_TXDQS0 + - description: EMC_DLI_TRIM_TXDQS1 + - description: EMC_DLI_TRIM_TXDQS2 + - description: EMC_DLI_TRIM_TXDQS3 + - description: EMC_DLI_TRIM_TXDQS4 + - description: EMC_DLI_TRIM_TXDQS5 + - description: EMC_DLI_TRIM_TXDQS6 + - description: EMC_DLI_TRIM_TXDQS7 + - description: EMC_DLI_TRIM_TXDQS8 + - description: EMC_DLI_TRIM_TXDQS9 + - description: EMC_DLI_TRIM_TXDQS10 + - description: EMC_DLI_TRIM_TXDQS11 + - description: EMC_DLI_TRIM_TXDQS12 + - description: EMC_DLI_TRIM_TXDQS13 + - description: EMC_DLI_TRIM_TXDQS14 + - description: EMC_DLI_TRIM_TXDQS15 + - description: EMC_DLL_XFORM_DQ0 + - description: EMC_DLL_XFORM_DQ1 + - description: EMC_DLL_XFORM_DQ2 + - description: EMC_DLL_XFORM_DQ3 + - description: EMC_DLL_XFORM_DQ4 + - description: EMC_DLL_XFORM_DQ5 + - description: EMC_DLL_XFORM_DQ6 + - description: EMC_DLL_XFORM_DQ7 + - description: EMC_XM2CMDPADCTRL + - description: EMC_XM2CMDPADCTRL4 + - description: EMC_XM2CMDPADCTRL5 + - description: EMC_XM2DQPADCTRL2 + - description: EMC_XM2DQPADCTRL3 + - description: EMC_XM2CLKPADCTRL + - description: EMC_XM2CLKPADCTRL2 + - description: EMC_XM2COMPPADCTRL + - description: EMC_XM2VTTGENPADCTRL + - description: EMC_XM2VTTGENPADCTRL2 + - description: EMC_XM2VTTGENPADCTRL3 + - description: EMC_XM2DQSPADCTRL3 + - description: EMC_XM2DQSPADCTRL4 + - description: EMC_XM2DQSPADCTRL5 + - description: EMC_XM2DQSPADCTRL6 + - description: EMC_DSR_VTTGEN_DRV + - description: EMC_TXDSRVTTGEN + - description: EMC_FBIO_SPARE + - description: EMC_ZCAL_WAIT_CNT + - description: EMC_MRS_WAIT_CNT2 + - description: EMC_CTT + - description: EMC_CTT_DURATION + - description: EMC_CFG_PIPE + - description: EMC_DYN_SELF_REF_CONTROL + - description: EMC_QPOP + + required: + - nvidia,emc-bgbias-ctl0 + - nvidia,emc-cfg-2 + additionalProperties: false =20 examples: --=20 2.48.1 From nobody Sat Oct 4 03:17:20 2025 Received: from mail-ej1-f54.google.com (mail-ej1-f54.google.com [209.85.218.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D16023431E9; Wed, 20 Aug 2025 15:13:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755702838; cv=none; b=iSXxR+k5HPmRBW37SeKKOkTM6KJiGOGzu3iLQpKBCDgXnfukhsu0RUQQYSngU+PBBm2Qw0e4omHi8P36CkxDNNH/1bzeEwdId75bYdQLVONo3M+1kf60PlIeBpjJRSfhJUR4hapeTMbLKQvvcxsA7y4jK+055uwaVcRAN9W101c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755702838; c=relaxed/simple; bh=ggJTxwuVc87/mZHwchOGPG25EuZl20cKTsm90v+Iq4g=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=OEBI2diRlOLvvJyV7UECeMpUGFibEFiR8EGgVp4EucMsYxziyp/BNtDBkeDwXss6PaX3GQZTa4Zjl8JMexQf819/jr+M7rMO5WvqOsme9dZUYcLjhipfNwDFsKmZ+FmM3OG0wym0Pu5+o4UdHXNjaIdynuLtP9ytcKMIsHS1LT0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=NazaG3bA; arc=none smtp.client-ip=209.85.218.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="NazaG3bA" Received: by mail-ej1-f54.google.com with SMTP id a640c23a62f3a-afcb7ace3baso1131596366b.3; Wed, 20 Aug 2025 08:13:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1755702833; x=1756307633; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=JD8tOQTTtdC4jOAibu1mY4LM6JkABafsszS025rkn0I=; b=NazaG3bAjOsfDdxzno5crA46OgOob5Zf1dFTPLMIUpBIDI5e6XsOfkk3hfqJp98vsS a86YDHQbbBl6KOlDV1jbfEyVUapXBXxJf57myqhC6CSfiVAJCBSP0VXbdZ8nxia8gKzU ncAH5L5voxIzxrzlw3ORVQQsUIG+cHQ3cmxytvv6R6BlTe/CcHirJbo6JH3JMWp7cGjx jG7IEg9F5KK/ZN+4jHjsAJONIYx9zjq8/xgqxFYjogxWj8WF9jbzVogJWqpk3gJ45F8N XVh8Z/jnpU+WbPtWihDPJYWv8lWiBKE6bvhYJNQiqiy0It26b9+iTCaDJOG1wH4AgKAG ixmg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755702833; x=1756307633; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=JD8tOQTTtdC4jOAibu1mY4LM6JkABafsszS025rkn0I=; b=E6x+zAJoEvUXO8bBQVE0PudKlLloyVtaaVtfSIw4fyAybFhjD8BYFbH+K7/AQo9XPL mGC0zJ2aWH/+yTAwJGpcGAdaKzPoeQXItx/StmAhUw7qpFxHMxN7waUk+R0RcUO6NfwP lPvFi3a6IQu+5kfD/5o4bzmcbPraaSjf3ML8klnf2iYeZL3opOia1zntgAmIrO4HbCoF uWE6+tYYf7FInlWInrEZ1CqJhrBtXn0F2xxIJStDNMvL9BscYBYoJjyzcYA4xoXGdsh4 94XaIHpkKHAK/DEwcATFczkMmrNWE6VF9gY6seKvklW3CbjdNIBUPQ0NC+0dDPPqqqeK JjCA== X-Forwarded-Encrypted: i=1; AJvYcCVl5p5YZ4bdQ1tC42HNVvw+xqmXxY2gzjJk3EKG6hc/8fgXFEjgjs9YI+w0TF912l+heFBVvMuil2XU@vger.kernel.org, AJvYcCWTJ3wm7n581XRt5qqopgnMQ5Id5Xg8ea9u2C7hUGHfiAJCGNvAj+Bb9jtAf0ibbeaWJVyxqM2nY7Toh5A=@vger.kernel.org, AJvYcCWuzc30yc0U1/Gfd6VSolpU0rUN0pJxvoxpqgM9KBtjnXRRWm5MXACVpyDNITU7+EzCmAKOEX7KRnxU@vger.kernel.org X-Gm-Message-State: AOJu0Yx2rhOTalp/mXXpBwfonO9ieq8arG/udUFAq4Jd4OSSp7LAL7S7 SMznH06SyfOGUbc+FQ8OkUr3GPQHTQolm08noZ2qNfbaEP/CG0lhVfRG X-Gm-Gg: ASbGnctPOckX6niqoA+NNZz8hCsyz9wLo3TNzo/uqDexsDt61bh8a3GQbnr9WUQ/k+G tePRWJNfyKjviDYzL/0nFRLOKHQ2Ro/V4T/+h0892KOZQq77Mv1Jz98Z+zxFb0gqQ9vunfsG9r/ G2rRs36rzTdch/DVr6OKWrHF8Bq2ktqoOmRcOa6OvjrJ7KDpP/EvW/Y7snRM+cWWFNwUiNLWqpg 6hCjUYA1WflT9VC5GgEZMEos3HxHMebCuDksyHgpZE5T/uVe5vE2L4G+/VBLGCJrWAgsLA6eZuE OcV/eiN3CtHQiK6b2ivgc32tUwLUDYdvj67CB0c6vQAQteCDTn9pn0iUUKK0GsMw5HCKurWP3jX mdYcQYLoGnDcOuA== X-Google-Smtp-Source: AGHT+IFdqoQKwYsaGBYbNniAuVKcnsRjfSVv00Q4A9ugvKGhaTYm7tozeVeg8zutV50YWsXi/RrajQ== X-Received: by 2002:a17:906:c103:b0:ad5:74cd:1824 with SMTP id a640c23a62f3a-afdf01d402dmr320748466b.38.1755702832652; Wed, 20 Aug 2025 08:13:52 -0700 (PDT) Received: from xeon.. ([188.163.112.76]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-afdef1d34f8sm175905166b.83.2025.08.20.08.13.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 20 Aug 2025 08:13:52 -0700 (PDT) From: Svyatoslav Ryhel To: Krzysztof Kozlowski , Rob Herring , Conor Dooley , Thierry Reding , Thierry Reding , Jonathan Hunter , Prashant Gaikwad , Mikko Perttunen , Michael Turquette , Stephen Boyd , Svyatoslav Ryhel , Jonathan Cameron , Dmitry Osipenko Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-clk@vger.kernel.org Subject: [PATCH v2 7/9] memory: tegra: Add Tegra114 EMC driver Date: Wed, 20 Aug 2025 18:13:21 +0300 Message-ID: <20250820151323.167772-8-clamor95@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250820151323.167772-1-clamor95@gmail.com> References: <20250820151323.167772-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Introduce driver for the External Memory Controller (EMC) found in Tegra114 SoC. It controls the external DRAM on the board. The purpose of this driver is to program memory timing for external memory on the EMC clock rate change. Signed-off-by: Svyatoslav Ryhel --- drivers/memory/tegra/Kconfig | 12 + drivers/memory/tegra/Makefile | 1 + drivers/memory/tegra/tegra114-emc.c | 1487 +++++++++++++++++++++++++++ 3 files changed, 1500 insertions(+) create mode 100644 drivers/memory/tegra/tegra114-emc.c diff --git a/drivers/memory/tegra/Kconfig b/drivers/memory/tegra/Kconfig index fc5a27791826..11e7cc357d39 100644 --- a/drivers/memory/tegra/Kconfig +++ b/drivers/memory/tegra/Kconfig @@ -35,6 +35,18 @@ config TEGRA30_EMC This driver is required to change memory timings / clock rate for external memory. =20 +config TEGRA114_EMC + tristate "NVIDIA Tegra114 External Memory Controller driver" + default y + depends on ARCH_TEGRA_114_SOC || COMPILE_TEST + select TEGRA124_CLK_EMC if ARCH_TEGRA + select PM_OPP + help + This driver is for the External Memory Controller (EMC) found on + Tegra114 chips. The EMC controls the external DRAM on the board. + This driver is required to change memory timings / clock rate for + external memory. + config TEGRA124_EMC tristate "NVIDIA Tegra124 External Memory Controller driver" default ARCH_TEGRA_124_SOC diff --git a/drivers/memory/tegra/Makefile b/drivers/memory/tegra/Makefile index 0750847dac3c..d36be28efc4a 100644 --- a/drivers/memory/tegra/Makefile +++ b/drivers/memory/tegra/Makefile @@ -15,6 +15,7 @@ obj-$(CONFIG_TEGRA_MC) +=3D tegra-mc.o =20 obj-$(CONFIG_TEGRA20_EMC) +=3D tegra20-emc.o obj-$(CONFIG_TEGRA30_EMC) +=3D tegra30-emc.o +obj-$(CONFIG_TEGRA114_EMC) +=3D tegra114-emc.o obj-$(CONFIG_TEGRA124_EMC) +=3D tegra124-emc.o obj-$(CONFIG_TEGRA210_EMC_TABLE) +=3D tegra210-emc-table.o obj-$(CONFIG_TEGRA210_EMC) +=3D tegra210-emc.o diff --git a/drivers/memory/tegra/tegra114-emc.c b/drivers/memory/tegra/teg= ra114-emc.c new file mode 100644 index 000000000000..b986b5509f41 --- /dev/null +++ b/drivers/memory/tegra/tegra114-emc.c @@ -0,0 +1,1487 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Tegra114 External Memory Controller driver + * + * Based on downstream driver from NVIDIA and tegra124-emc.c + * Copyright (C) 2011-2014 NVIDIA Corporation + * + * Copyright (C) 2024 Svyatoslav Ryhel + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include +#include + +#include "mc.h" + +#define EMC_INTSTATUS 0x0 +#define EMC_REFRESH_OVERFLOW_INT BIT(3) +#define EMC_INTSTATUS_CLKCHANGE_COMPLETE BIT(4) + +#define EMC_INTMASK 0x4 + +#define EMC_DBG 0x8 +#define EMC_DBG_READ_MUX_ASSEMBLY BIT(0) +#define EMC_DBG_WRITE_MUX_ACTIVE BIT(1) +#define EMC_DBG_FORCE_UPDATE BIT(2) +#define EMC_DBG_CFG_PRIORITY BIT(24) + +#define EMC_CFG 0xc +#define EMC_CFG_DRAM_CLKSTOP_PD BIT(31) +#define EMC_CFG_DRAM_CLKSTOP_SR BIT(30) +#define EMC_CFG_DRAM_ACPD BIT(29) +#define EMC_CFG_DYN_SREF BIT(28) +#define EMC_CFG_PWR_MASK ((0xF << 28) | BIT(18)) +#define EMC_CFG_DSR_VTTGEN_DRV_EN BIT(18) + +#define EMC_ADR_CFG 0x10 +#define EMC_ADR_CFG_EMEM_NUMDEV BIT(0) + +#define EMC_REFCTRL 0x20 +#define EMC_REFCTRL_DEV_SEL_SHIFT 0 +#define EMC_REFCTRL_ENABLE BIT(31) + +#define EMC_TIMING_CONTROL 0x28 +#define EMC_RC 0x2c +#define EMC_RFC 0x30 +#define EMC_RAS 0x34 +#define EMC_RP 0x38 +#define EMC_R2W 0x3c +#define EMC_W2R 0x40 +#define EMC_R2P 0x44 +#define EMC_W2P 0x48 +#define EMC_RD_RCD 0x4c +#define EMC_WR_RCD 0x50 +#define EMC_RRD 0x54 +#define EMC_REXT 0x58 +#define EMC_WDV 0x5c +#define EMC_QUSE 0x60 +#define EMC_QRST 0x64 +#define EMC_QSAFE 0x68 +#define EMC_RDV 0x6c +#define EMC_REFRESH 0x70 +#define EMC_BURST_REFRESH_NUM 0x74 +#define EMC_PDEX2WR 0x78 +#define EMC_PDEX2RD 0x7c +#define EMC_PCHG2PDEN 0x80 +#define EMC_ACT2PDEN 0x84 +#define EMC_AR2PDEN 0x88 +#define EMC_RW2PDEN 0x8c +#define EMC_TXSR 0x90 +#define EMC_TCKE 0x94 +#define EMC_TFAW 0x98 +#define EMC_TRPAB 0x9c +#define EMC_TCLKSTABLE 0xa0 +#define EMC_TCLKSTOP 0xa4 +#define EMC_TREFBW 0xa8 +#define EMC_QUSE_EXTRA 0xac +#define EMC_ODT_WRITE 0xb0 +#define EMC_ODT_READ 0xb4 +#define EMC_WEXT 0xb8 +#define EMC_CTT 0xbc +#define EMC_RFC_SLR 0xc0 +#define EMC_MRS_WAIT_CNT2 0xc4 + +#define EMC_MRS_WAIT_CNT 0xc8 +#define EMC_MRS_WAIT_CNT_SHORT_WAIT_SHIFT 0 +#define EMC_MRS_WAIT_CNT_SHORT_WAIT_MASK \ + (0x3FF << EMC_MRS_WAIT_CNT_SHORT_WAIT_SHIFT) +#define EMC_MRS_WAIT_CNT_LONG_WAIT_SHIFT 16 +#define EMC_MRS_WAIT_CNT_LONG_WAIT_MASK \ + (0x3FF << EMC_MRS_WAIT_CNT_LONG_WAIT_SHIFT) + +#define EMC_MRS 0xcc +#define EMC_MODE_SET_DLL_RESET BIT(8) +#define EMC_MODE_SET_LONG_CNT BIT(26) +#define EMC_EMRS 0xd0 +#define EMC_REF 0xd4 +#define EMC_PRE 0xd8 + +#define EMC_SELF_REF 0xe0 +#define EMC_SELF_REF_CMD_ENABLED BIT(0) +#define EMC_SELF_REF_DEV_SEL_SHIFT 30 + +#define EMC_MRW 0xe8 + +#define EMC_MRR 0xec +#define EMC_MRR_MA_SHIFT 16 +#define LPDDR2_MR4_TEMP_SHIFT 0 + +#define EMC_XM2DQSPADCTRL3 0xf8 +#define EMC_FBIO_SPARE 0x100 + +#define EMC_FBIO_CFG5 0x104 +#define EMC_FBIO_CFG5_DRAM_TYPE_MASK 0x3 +#define EMC_FBIO_CFG5_DRAM_TYPE_SHIFT 0 + +#define EMC_FBIO_CFG6 0x114 +#define EMC_EMRS2 0x12c +#define EMC_MRW2 0x134 +#define EMC_MRW4 0x13c +#define EMC_EINPUT 0x14c +#define EMC_EINPUT_DURATION 0x150 +#define EMC_PUTERM_EXTRA 0x154 +#define EMC_TCKESR 0x158 +#define EMC_TPD 0x15c + +#define EMC_AUTO_CAL_CONFIG 0x2a4 +#define EMC_AUTO_CAL_CONFIG_AUTO_CAL_START BIT(31) +#define EMC_AUTO_CAL_INTERVAL 0x2a8 +#define EMC_AUTO_CAL_STATUS 0x2ac +#define EMC_AUTO_CAL_STATUS_ACTIVE BIT(31) +#define EMC_STATUS 0x2b4 +#define EMC_STATUS_TIMING_UPDATE_STALLED BIT(23) + +#define EMC_CFG_2 0x2b8 +#define EMC_CLKCHANGE_REQ_ENABLE BIT(0) +#define EMC_CLKCHANGE_PD_ENABLE BIT(1) +#define EMC_CLKCHANGE_SR_ENABLE BIT(2) + +#define EMC_CFG_DIG_DLL 0x2bc +#define EMC_CFG_DIG_DLL_PERIOD 0x2c0 +#define EMC_RDV_MASK 0x2cc +#define EMC_WDV_MASK 0x2d0 +#define EMC_CTT_DURATION 0x2d8 +#define EMC_CTT_TERM_CTRL 0x2dc +#define EMC_ZCAL_INTERVAL 0x2e0 +#define EMC_ZCAL_WAIT_CNT 0x2e4 + +#define EMC_ZQ_CAL 0x2ec +#define EMC_ZQ_CAL_CMD BIT(0) +#define EMC_ZQ_CAL_LONG BIT(4) +#define EMC_ZQ_CAL_LONG_CMD_DEV0 \ + (DRAM_DEV_SEL_0 | EMC_ZQ_CAL_LONG | EMC_ZQ_CAL_CMD) +#define EMC_ZQ_CAL_LONG_CMD_DEV1 \ + (DRAM_DEV_SEL_1 | EMC_ZQ_CAL_LONG | EMC_ZQ_CAL_CMD) + +#define EMC_XM2CMDPADCTRL 0x2f0 +#define EMC_XM2DQSPADCTRL 0x2f8 +#define EMC_XM2DQSPADCTRL2 0x2fc +#define EMC_XM2DQSPADCTRL2_RX_FT_REC_ENABLE BIT(0) +#define EMC_XM2DQSPADCTRL2_VREF_ENABLE BIT(5) +#define EMC_XM2DQPADCTRL 0x300 +#define EMC_XM2DQPADCTRL2 0x304 +#define EMC_XM2CLKPADCTRL 0x308 +#define EMC_XM2COMPPADCTRL 0x30c +#define EMC_XM2VTTGENPADCTRL 0x310 +#define EMC_XM2VTTGENPADCTRL2 0x314 +#define EMC_XM2QUSEPADCTRL 0x318 +#define EMC_XM2DQSPADCTRL4 0x320 +#define EMC_DLL_XFORM_DQS0 0x328 +#define EMC_DLL_XFORM_DQS1 0x32c +#define EMC_DLL_XFORM_DQS2 0x330 +#define EMC_DLL_XFORM_DQS3 0x334 +#define EMC_DLL_XFORM_DQS4 0x338 +#define EMC_DLL_XFORM_DQS5 0x33c +#define EMC_DLL_XFORM_DQS6 0x340 +#define EMC_DLL_XFORM_DQS7 0x344 +#define EMC_DLL_XFORM_QUSE0 0x348 +#define EMC_DLL_XFORM_QUSE1 0x34c +#define EMC_DLL_XFORM_QUSE2 0x350 +#define EMC_DLL_XFORM_QUSE3 0x354 +#define EMC_DLL_XFORM_QUSE4 0x358 +#define EMC_DLL_XFORM_QUSE5 0x35c +#define EMC_DLL_XFORM_QUSE6 0x360 +#define EMC_DLL_XFORM_QUSE7 0x364 +#define EMC_DLL_XFORM_DQ0 0x368 +#define EMC_DLL_XFORM_DQ1 0x36c +#define EMC_DLL_XFORM_DQ2 0x370 +#define EMC_DLL_XFORM_DQ3 0x374 +#define EMC_DLI_TRIM_TXDQS0 0x3a8 +#define EMC_DLI_TRIM_TXDQS1 0x3ac +#define EMC_DLI_TRIM_TXDQS2 0x3b0 +#define EMC_DLI_TRIM_TXDQS3 0x3b4 +#define EMC_DLI_TRIM_TXDQS4 0x3b8 +#define EMC_DLI_TRIM_TXDQS5 0x3bc +#define EMC_DLI_TRIM_TXDQS6 0x3c0 +#define EMC_DLI_TRIM_TXDQS7 0x3c4 +#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE 0x3cc +#define EMC_SEL_DPD_CTRL 0x3d8 +#define EMC_SEL_DPD_CTRL_DATA_SEL_DPD BIT(8) +#define EMC_SEL_DPD_CTRL_ODT_SEL_DPD BIT(5) +#define EMC_SEL_DPD_CTRL_RESET_SEL_DPD BIT(4) +#define EMC_SEL_DPD_CTRL_CA_SEL_DPD BIT(3) +#define EMC_SEL_DPD_CTRL_CLK_SEL_DPD BIT(2) +#define EMC_SEL_DPD_CTRL_DDR3_MASK \ + ((0xf << 2) | BIT(8)) +#define EMC_SEL_DPD_CTRL_MASK \ + ((0x3 << 2) | BIT(5) | BIT(8)) +#define EMC_PRE_REFRESH_REQ_CNT 0x3dc +#define EMC_DYN_SELF_REF_CONTROL 0x3e0 +#define EMC_TXSRDLL 0x3e4 +#define EMC_CCFIFO_ADDR 0x3e8 +#define EMC_CCFIFO_DATA 0x3ec +#define EMC_CCFIFO_STATUS 0x3f0 +#define EMC_CDB_CNTL_1 0x3f4 +#define EMC_CDB_CNTL_2 0x3f8 +#define EMC_XM2CLKPADCTRL2 0x3fc +#define EMC_AUTO_CAL_CONFIG2 0x458 +#define EMC_AUTO_CAL_CONFIG3 0x45c +#define EMC_IBDLY 0x468 +#define EMC_DLL_XFORM_ADDR0 0x46c +#define EMC_DLL_XFORM_ADDR1 0x470 +#define EMC_DLL_XFORM_ADDR2 0x474 +#define EMC_DSR_VTTGEN_DRV 0x47c +#define EMC_TXDSRVTTGEN 0x480 +#define EMC_XM2CMDPADCTRL4 0x484 + +#define DRAM_DEV_SEL_ALL 0 +#define DRAM_DEV_SEL_0 BIT(31) +#define DRAM_DEV_SEL_1 BIT(30) + +#define EMC_CFG_POWER_FEATURES_MASK \ + (EMC_CFG_DYN_SREF | EMC_CFG_DRAM_ACPD | EMC_CFG_DRAM_CLKSTOP_SR | \ + EMC_CFG_DRAM_CLKSTOP_PD | EMC_CFG_DSR_VTTGEN_DRV_EN) +#define EMC_REFCTRL_DEV_SEL(n) ((((n) > 1) ? 0 : 2) << EMC_REFCTRL_DEV_SEL= _SHIFT) +#define EMC_DRAM_DEV_SEL(n) (((n) > 1) ? DRAM_DEV_SEL_ALL : DRAM_DEV_SEL_0) + +/* Maximum amount of time in us. to wait for changes to become effective */ +#define EMC_STATUS_UPDATE_TIMEOUT 1000 + +enum emc_dram_type { + DRAM_TYPE_DDR3, + DRAM_TYPE_DDR1, + DRAM_TYPE_LPDDR2, + DRAM_TYPE_DDR2 +}; + +enum emc_dll_change { + DLL_CHANGE_NONE, + DLL_CHANGE_ON, + DLL_CHANGE_OFF +}; + +static const unsigned long emc_burst_regs[] =3D { + EMC_RC, + EMC_RFC, + EMC_RAS, + EMC_RP, + EMC_R2W, + EMC_W2R, + EMC_R2P, + EMC_W2P, + EMC_RD_RCD, + EMC_WR_RCD, + EMC_RRD, + EMC_REXT, + EMC_WEXT, + EMC_WDV, + EMC_WDV_MASK, + EMC_QUSE, + EMC_IBDLY, + EMC_EINPUT, + EMC_EINPUT_DURATION, + EMC_PUTERM_EXTRA, + EMC_CDB_CNTL_1, + EMC_CDB_CNTL_2, + EMC_QRST, + EMC_QSAFE, + EMC_RDV, + EMC_RDV_MASK, + EMC_REFRESH, + EMC_BURST_REFRESH_NUM, + EMC_PRE_REFRESH_REQ_CNT, + EMC_PDEX2WR, + EMC_PDEX2RD, + EMC_PCHG2PDEN, + EMC_ACT2PDEN, + EMC_AR2PDEN, + EMC_RW2PDEN, + EMC_TXSR, + EMC_TXSRDLL, + EMC_TCKE, + EMC_TCKESR, + EMC_TPD, + EMC_TFAW, + EMC_TRPAB, + EMC_TCLKSTABLE, + EMC_TCLKSTOP, + EMC_TREFBW, + EMC_QUSE_EXTRA, + EMC_FBIO_CFG6, + EMC_ODT_WRITE, + EMC_ODT_READ, + EMC_FBIO_CFG5, + EMC_CFG_DIG_DLL, + EMC_CFG_DIG_DLL_PERIOD, + EMC_DLL_XFORM_DQS0, + EMC_DLL_XFORM_DQS1, + EMC_DLL_XFORM_DQS2, + EMC_DLL_XFORM_DQS3, + EMC_DLL_XFORM_DQS4, + EMC_DLL_XFORM_DQS5, + EMC_DLL_XFORM_DQS6, + EMC_DLL_XFORM_DQS7, + EMC_DLL_XFORM_QUSE0, + EMC_DLL_XFORM_QUSE1, + EMC_DLL_XFORM_QUSE2, + EMC_DLL_XFORM_QUSE3, + EMC_DLL_XFORM_QUSE4, + EMC_DLL_XFORM_QUSE5, + EMC_DLL_XFORM_QUSE6, + EMC_DLL_XFORM_QUSE7, + EMC_DLI_TRIM_TXDQS0, + EMC_DLI_TRIM_TXDQS1, + EMC_DLI_TRIM_TXDQS2, + EMC_DLI_TRIM_TXDQS3, + EMC_DLI_TRIM_TXDQS4, + EMC_DLI_TRIM_TXDQS5, + EMC_DLI_TRIM_TXDQS6, + EMC_DLI_TRIM_TXDQS7, + EMC_DLL_XFORM_DQ0, + EMC_DLL_XFORM_DQ1, + EMC_DLL_XFORM_DQ2, + EMC_DLL_XFORM_DQ3, + EMC_XM2CMDPADCTRL, + EMC_XM2CMDPADCTRL4, + EMC_XM2DQPADCTRL2, + EMC_XM2CLKPADCTRL, + EMC_XM2COMPPADCTRL, + EMC_XM2VTTGENPADCTRL, + EMC_XM2VTTGENPADCTRL2, + EMC_XM2DQSPADCTRL3, + EMC_XM2DQSPADCTRL4, + EMC_DSR_VTTGEN_DRV, + EMC_TXDSRVTTGEN, + EMC_FBIO_SPARE, + EMC_ZCAL_WAIT_CNT, + EMC_MRS_WAIT_CNT2, + EMC_CTT, + EMC_CTT_DURATION, + EMC_DYN_SELF_REF_CONTROL, +}; + +struct emc_timing { + unsigned long rate; + + u32 emc_burst_data[ARRAY_SIZE(emc_burst_regs)]; + + u32 emc_auto_cal_config; + u32 emc_auto_cal_config2; + u32 emc_auto_cal_config3; + u32 emc_auto_cal_interval; + u32 emc_cfg; + u32 emc_ctt_term_ctrl; + u32 emc_mode_1; + u32 emc_mode_2; + u32 emc_mode_4; + u32 emc_mode_reset; + u32 emc_mrs_wait_cnt; + u32 emc_sel_dpd_ctrl; + u32 emc_xm2dqspadctrl2; + u32 emc_zcal_cnt_long; + u32 emc_zcal_interval; +}; + +enum emc_rate_request_type { + EMC_RATE_DEBUG, + EMC_RATE_ICC, + EMC_RATE_TYPE_MAX, +}; + +struct emc_rate_request { + unsigned long min_rate; + unsigned long max_rate; +}; + +struct tegra_emc { + struct device *dev; + + struct tegra_mc *mc; + + void __iomem *regs; + + unsigned int irq; + + struct clk *clk; + + enum emc_dram_type dram_type; + unsigned int dram_num; + + struct emc_timing last_timing; + struct emc_timing *timings; + unsigned int num_timings; + + struct { + struct dentry *root; + unsigned long min_rate; + unsigned long max_rate; + } debugfs; + + struct icc_provider provider; + + /* + * There are multiple sources in the EMC driver which could request + * a min/max clock rate, these rates are contained in this array. + */ + struct emc_rate_request requested_rate[EMC_RATE_TYPE_MAX]; + + /* protect shared rate-change code path */ + struct mutex rate_lock; +}; + +static irqreturn_t tegra_emc_isr(int irq, void *data) +{ + struct tegra_emc *emc =3D data; + u32 intmask =3D EMC_REFRESH_OVERFLOW_INT; + u32 status; + + status =3D readl_relaxed(emc->regs + EMC_INTSTATUS) & intmask; + if (!status) + return IRQ_NONE; + + /* notify about HW problem */ + if (status & EMC_REFRESH_OVERFLOW_INT) + dev_err_ratelimited(emc->dev, + "refresh request overflow timeout\n"); + + /* clear interrupts */ + writel_relaxed(status, emc->regs + EMC_INTSTATUS); + + return IRQ_HANDLED; +} + +/* Timing change sequence functions */ + +static void emc_ccfifo_writel(struct tegra_emc *emc, u32 value, + unsigned long offset) +{ + writel(value, emc->regs + EMC_CCFIFO_DATA); + writel(offset, emc->regs + EMC_CCFIFO_ADDR); +} + +static void emc_seq_update_timing(struct tegra_emc *emc) +{ + unsigned int i; + u32 value; + + writel(1, emc->regs + EMC_TIMING_CONTROL); + + for (i =3D 0; i < EMC_STATUS_UPDATE_TIMEOUT; ++i) { + value =3D readl(emc->regs + EMC_STATUS); + if ((value & EMC_STATUS_TIMING_UPDATE_STALLED) =3D=3D 0) + return; + udelay(1); + } + + dev_err(emc->dev, "timing update timed out\n"); +} + +static void emc_seq_disable_auto_cal(struct tegra_emc *emc) +{ + unsigned int i; + u32 value; + + writel(0, emc->regs + EMC_AUTO_CAL_INTERVAL); + + for (i =3D 0; i < EMC_STATUS_UPDATE_TIMEOUT; ++i) { + value =3D readl(emc->regs + EMC_AUTO_CAL_STATUS); + if ((value & EMC_AUTO_CAL_STATUS_ACTIVE) =3D=3D 0) + return; + udelay(1); + } + + dev_err(emc->dev, "auto cal disable timed out\n"); +} + +static void emc_seq_wait_clkchange(struct tegra_emc *emc) +{ + unsigned int i; + u32 value; + + for (i =3D 0; i < EMC_STATUS_UPDATE_TIMEOUT; ++i) { + value =3D readl(emc->regs + EMC_INTSTATUS); + if (value & EMC_INTSTATUS_CLKCHANGE_COMPLETE) + return; + udelay(1); + } + + dev_err(emc->dev, "clock change timed out\n"); +} + +static struct emc_timing *tegra_emc_find_timing(struct tegra_emc *emc, + unsigned long rate) +{ + struct emc_timing *timing =3D NULL; + unsigned int i; + + for (i =3D 0; i < emc->num_timings; i++) { + if (emc->timings[i].rate =3D=3D rate) { + timing =3D &emc->timings[i]; + break; + } + } + + if (!timing) { + dev_err(emc->dev, "no timing for rate %lu\n", rate); + return NULL; + } + + return timing; +} + +static int tegra_emc_prepare_timing_change(struct tegra_emc *emc, + unsigned long rate) +{ + struct emc_timing *timing =3D tegra_emc_find_timing(emc, rate); + struct emc_timing *last =3D &emc->last_timing; + enum emc_dll_change dll_change; + unsigned int pre_wait =3D 0; + u32 val, mask; + bool update =3D false; + unsigned int i; + + if (!timing) + return -ENOENT; + + if ((last->emc_mode_1 & 0x1) =3D=3D (timing->emc_mode_1 & 0x1)) + dll_change =3D DLL_CHANGE_NONE; + else if (timing->emc_mode_1 & 0x1) + dll_change =3D DLL_CHANGE_ON; + else + dll_change =3D DLL_CHANGE_OFF; + + /* Clear CLKCHANGE_COMPLETE interrupts */ + writel(EMC_INTSTATUS_CLKCHANGE_COMPLETE, emc->regs + EMC_INTSTATUS); + + /* Disable dynamic self-refresh */ + val =3D readl(emc->regs + EMC_CFG); + if (val & EMC_CFG_PWR_MASK) { + val &=3D ~EMC_CFG_POWER_FEATURES_MASK; + writel(val, emc->regs + EMC_CFG); + + pre_wait =3D 5; + } + + /* Disable SEL_DPD_CTRL for clock change */ + if (emc->dram_type =3D=3D DRAM_TYPE_DDR3) + mask =3D EMC_SEL_DPD_CTRL_DDR3_MASK; + else + mask =3D EMC_SEL_DPD_CTRL_MASK; + + val =3D readl(emc->regs + EMC_SEL_DPD_CTRL); + if (val & mask) { + val &=3D ~mask; + writel(val, emc->regs + EMC_SEL_DPD_CTRL); + } + + /* Prepare DQ/DQS for clock change */ + val =3D readl(emc->regs + EMC_XM2DQSPADCTRL2); + if (timing->emc_xm2dqspadctrl2 & EMC_XM2DQSPADCTRL2_VREF_ENABLE && + !(val & EMC_XM2DQSPADCTRL2_VREF_ENABLE)) { + val |=3D EMC_XM2DQSPADCTRL2_VREF_ENABLE; + update =3D true; + } + + if (timing->emc_xm2dqspadctrl2 & EMC_XM2DQSPADCTRL2_RX_FT_REC_ENABLE && + !(val & EMC_XM2DQSPADCTRL2_RX_FT_REC_ENABLE)) { + val |=3D EMC_XM2DQSPADCTRL2_RX_FT_REC_ENABLE; + update =3D true; + } + + if (update) { + writel(val, emc->regs + EMC_XM2DQSPADCTRL2); + if (pre_wait < 30) + pre_wait =3D 30; + } + + /* Wait to settle */ + if (pre_wait) { + emc_seq_update_timing(emc); + udelay(pre_wait); + } + + /* Program CTT_TERM control */ + if (last->emc_ctt_term_ctrl !=3D timing->emc_ctt_term_ctrl) { + emc_seq_disable_auto_cal(emc); + writel(timing->emc_ctt_term_ctrl, + emc->regs + EMC_CTT_TERM_CTRL); + emc_seq_update_timing(emc); + } + + /* Program burst shadow registers */ + for (i =3D 0; i < ARRAY_SIZE(timing->emc_burst_data); ++i) + writel(timing->emc_burst_data[i], + emc->regs + emc_burst_regs[i]); + + writel(timing->emc_xm2dqspadctrl2, emc->regs + EMC_XM2DQSPADCTRL2); + writel(timing->emc_zcal_interval, emc->regs + EMC_ZCAL_INTERVAL); + + tegra_mc_write_emem_configuration(emc->mc, timing->rate); + + val =3D timing->emc_cfg & ~EMC_CFG_POWER_FEATURES_MASK; + emc_ccfifo_writel(emc, val, EMC_CFG); + + /* Program AUTO_CAL_CONFIG */ + if (timing->emc_auto_cal_config2 !=3D last->emc_auto_cal_config2) + emc_ccfifo_writel(emc, timing->emc_auto_cal_config2, + EMC_AUTO_CAL_CONFIG2); + + if (timing->emc_auto_cal_config3 !=3D last->emc_auto_cal_config3) + emc_ccfifo_writel(emc, timing->emc_auto_cal_config3, + EMC_AUTO_CAL_CONFIG3); + + if (timing->emc_auto_cal_config !=3D last->emc_auto_cal_config) { + val =3D timing->emc_auto_cal_config; + val &=3D EMC_AUTO_CAL_CONFIG_AUTO_CAL_START; + emc_ccfifo_writel(emc, val, EMC_AUTO_CAL_CONFIG); + } + + /* DDR3: predict MRS long wait count */ + if (emc->dram_type =3D=3D DRAM_TYPE_DDR3 && + dll_change =3D=3D DLL_CHANGE_ON) { + u32 cnt =3D 512; + + if (timing->emc_zcal_interval !=3D 0 && + last->emc_zcal_interval =3D=3D 0) + cnt -=3D emc->dram_num * 256; + + val =3D (timing->emc_mrs_wait_cnt + & EMC_MRS_WAIT_CNT_SHORT_WAIT_MASK) + >> EMC_MRS_WAIT_CNT_SHORT_WAIT_SHIFT; + if (cnt < val) + cnt =3D val; + + val =3D timing->emc_mrs_wait_cnt + & ~EMC_MRS_WAIT_CNT_LONG_WAIT_MASK; + val |=3D (cnt << EMC_MRS_WAIT_CNT_LONG_WAIT_SHIFT) + & EMC_MRS_WAIT_CNT_LONG_WAIT_MASK; + + writel(val, emc->regs + EMC_MRS_WAIT_CNT); + } + + /* DDR3: Turn off DLL and enter self-refresh */ + if (emc->dram_type =3D=3D DRAM_TYPE_DDR3 && dll_change =3D=3D DLL_CHANGE_= OFF) + emc_ccfifo_writel(emc, timing->emc_mode_1, EMC_EMRS); + + /* Disable refresh controller */ + emc_ccfifo_writel(emc, EMC_REFCTRL_DEV_SEL(emc->dram_num), + EMC_REFCTRL); + if (emc->dram_type =3D=3D DRAM_TYPE_DDR3) + emc_ccfifo_writel(emc, EMC_DRAM_DEV_SEL(emc->dram_num) | + EMC_SELF_REF_CMD_ENABLED, + EMC_SELF_REF); + + /* Flow control marker */ + emc_ccfifo_writel(emc, 1, EMC_STALL_THEN_EXE_AFTER_CLKCHANGE); + + /* DDR3: Exit self-refresh */ + if (emc->dram_type =3D=3D DRAM_TYPE_DDR3) + emc_ccfifo_writel(emc, EMC_DRAM_DEV_SEL(emc->dram_num), + EMC_SELF_REF); + emc_ccfifo_writel(emc, EMC_REFCTRL_DEV_SEL(emc->dram_num) | + EMC_REFCTRL_ENABLE, + EMC_REFCTRL); + + /* Set DRAM mode registers */ + if (emc->dram_type =3D=3D DRAM_TYPE_DDR3) { + if (timing->emc_mode_1 !=3D last->emc_mode_1) + emc_ccfifo_writel(emc, timing->emc_mode_1, EMC_EMRS); + if (timing->emc_mode_2 !=3D last->emc_mode_2) + emc_ccfifo_writel(emc, timing->emc_mode_2, EMC_EMRS2); + + if (timing->emc_mode_reset !=3D last->emc_mode_reset || + dll_change =3D=3D DLL_CHANGE_ON) { + val =3D timing->emc_mode_reset; + if (dll_change =3D=3D DLL_CHANGE_ON) { + val |=3D EMC_MODE_SET_DLL_RESET; + val |=3D EMC_MODE_SET_LONG_CNT; + } else { + val &=3D ~EMC_MODE_SET_DLL_RESET; + } + emc_ccfifo_writel(emc, val, EMC_MRS); + } + } else { + if (timing->emc_mode_2 !=3D last->emc_mode_2) + emc_ccfifo_writel(emc, timing->emc_mode_2, EMC_MRW2); + if (timing->emc_mode_1 !=3D last->emc_mode_1) + emc_ccfifo_writel(emc, timing->emc_mode_1, EMC_MRW); + if (timing->emc_mode_4 !=3D last->emc_mode_4) + emc_ccfifo_writel(emc, timing->emc_mode_4, EMC_MRW4); + } + + /* Issue ZCAL command if turning ZCAL on */ + if (timing->emc_zcal_interval !=3D 0 && last->emc_zcal_interval =3D=3D 0)= { + emc_ccfifo_writel(emc, EMC_ZQ_CAL_LONG_CMD_DEV0, EMC_ZQ_CAL); + if (emc->dram_num > 1) + emc_ccfifo_writel(emc, EMC_ZQ_CAL_LONG_CMD_DEV1, + EMC_ZQ_CAL); + } + + /* Write to RO register to remove stall after change */ + emc_ccfifo_writel(emc, 0, EMC_CCFIFO_STATUS); + + /* Disable AUTO_CAL for clock change */ + emc_seq_disable_auto_cal(emc); + + /* Read register to wait until programming has settled */ + mc_readl(emc->mc, MC_EMEM_ADR_CFG); + + return 0; +} + +static void tegra_emc_complete_timing_change(struct tegra_emc *emc, + unsigned long rate) +{ + struct emc_timing *timing =3D tegra_emc_find_timing(emc, rate); + struct emc_timing *last =3D &emc->last_timing; + + if (!timing) + return; + + /* Wait until the state machine has settled */ + emc_seq_wait_clkchange(emc); + + /* Restore AUTO_CAL */ + if (timing->emc_ctt_term_ctrl !=3D last->emc_ctt_term_ctrl) + writel(timing->emc_auto_cal_interval, + emc->regs + EMC_AUTO_CAL_INTERVAL); + + /* Restore dynamic self-refresh */ + if (timing->emc_cfg & EMC_CFG_PWR_MASK) + writel(timing->emc_cfg, emc->regs + EMC_CFG); + + /* Set ZCAL wait count */ + writel(timing->emc_zcal_cnt_long, emc->regs + EMC_ZCAL_WAIT_CNT); + + /* Wait for timing to settle */ + udelay(2); + + /* Reprogram SEL_DPD_CTRL */ + writel(timing->emc_sel_dpd_ctrl, emc->regs + EMC_SEL_DPD_CTRL); + emc_seq_update_timing(emc); + + emc->last_timing =3D *timing; +} + +/* Initialization and deinitialization */ + +static void emc_read_current_timing(struct tegra_emc *emc, + struct emc_timing *timing) +{ + unsigned int i; + + for (i =3D 0; i < ARRAY_SIZE(emc_burst_regs); ++i) + timing->emc_burst_data[i] =3D + readl(emc->regs + emc_burst_regs[i]); + + timing->emc_cfg =3D readl(emc->regs + EMC_CFG); + + timing->emc_auto_cal_interval =3D 0; + timing->emc_zcal_cnt_long =3D 0; + timing->emc_mode_1 =3D 0; + timing->emc_mode_2 =3D 0; + timing->emc_mode_4 =3D 0; + timing->emc_mode_reset =3D 0; +} + +static int emc_init(struct tegra_emc *emc) +{ + u32 emc_cfg, emc_dbg; + u32 intmask =3D EMC_REFRESH_OVERFLOW_INT; + const char *dram_type_str; + + emc->dram_type =3D readl(emc->regs + EMC_FBIO_CFG5); + + emc->dram_type &=3D EMC_FBIO_CFG5_DRAM_TYPE_MASK; + emc->dram_type >>=3D EMC_FBIO_CFG5_DRAM_TYPE_SHIFT; + + emc->dram_num =3D tegra_mc_get_emem_device_count(emc->mc); + + emc_cfg =3D readl_relaxed(emc->regs + EMC_CFG_2); + + /* enable EMC and CAR to handshake on PLL divider/source changes */ + emc_cfg |=3D EMC_CLKCHANGE_REQ_ENABLE; + + /* configure clock change mode accordingly to DRAM type */ + switch (emc->dram_type) { + case DRAM_TYPE_LPDDR2: + emc_cfg |=3D EMC_CLKCHANGE_PD_ENABLE; + emc_cfg &=3D ~EMC_CLKCHANGE_SR_ENABLE; + break; + + default: + emc_cfg &=3D ~EMC_CLKCHANGE_SR_ENABLE; + emc_cfg &=3D ~EMC_CLKCHANGE_PD_ENABLE; + break; + } + + writel_relaxed(emc_cfg, emc->regs + EMC_CFG_2); + + /* initialize interrupt */ + writel_relaxed(intmask, emc->regs + EMC_INTMASK); + writel_relaxed(0xffffffff, emc->regs + EMC_INTSTATUS); + + /* ensure that unwanted debug features are disabled */ + emc_dbg =3D readl_relaxed(emc->regs + EMC_DBG); + emc_dbg |=3D EMC_DBG_CFG_PRIORITY; + emc_dbg &=3D ~EMC_DBG_READ_MUX_ASSEMBLY; + emc_dbg &=3D ~EMC_DBG_WRITE_MUX_ACTIVE; + emc_dbg &=3D ~EMC_DBG_FORCE_UPDATE; + writel_relaxed(emc_dbg, emc->regs + EMC_DBG); + + switch (emc->dram_type) { + case DRAM_TYPE_DDR1: + dram_type_str =3D "DDR1"; + break; + case DRAM_TYPE_LPDDR2: + dram_type_str =3D "LPDDR2"; + break; + case DRAM_TYPE_DDR2: + dram_type_str =3D "DDR2"; + break; + case DRAM_TYPE_DDR3: + dram_type_str =3D "DDR3"; + break; + } + + dev_info_once(emc->dev, "%u %s %s attached\n", emc->dram_num, + dram_type_str, emc->dram_num =3D=3D 2 ? "devices" : "device"); + + emc_read_current_timing(emc, &emc->last_timing); + + return 0; +} + +static int load_one_timing_from_dt(struct tegra_emc *emc, + struct emc_timing *timing, + struct device_node *node) +{ + u32 value; + int err; + + err =3D of_property_read_u32(node, "clock-frequency", &value); + if (err) { + dev_err(emc->dev, "timing %pOFn: failed to read rate: %d\n", + node, err); + return err; + } + + timing->rate =3D value; + + err =3D of_property_read_u32_array(node, "nvidia,emc-configuration", + timing->emc_burst_data, + ARRAY_SIZE(timing->emc_burst_data)); + if (err) { + dev_err(emc->dev, + "timing %pOFn: failed to read emc burst data: %d\n", + node, err); + return err; + } + +#define EMC_READ_PROP(prop, dtprop) { \ + err =3D of_property_read_u32(node, dtprop, &timing->prop); \ + if (err) { \ + dev_err(emc->dev, "timing %pOFn: failed to read " #prop ": %d\n", \ + node, err); \ + return err; \ + } \ +} + + EMC_READ_PROP(emc_auto_cal_config, "nvidia,emc-auto-cal-config") + EMC_READ_PROP(emc_auto_cal_config2, "nvidia,emc-auto-cal-config2") + EMC_READ_PROP(emc_auto_cal_config3, "nvidia,emc-auto-cal-config3") + EMC_READ_PROP(emc_auto_cal_interval, "nvidia,emc-auto-cal-interval") + EMC_READ_PROP(emc_cfg, "nvidia,emc-cfg") + EMC_READ_PROP(emc_ctt_term_ctrl, "nvidia,emc-ctt-term-ctrl") + EMC_READ_PROP(emc_mode_1, "nvidia,emc-mode-1") + EMC_READ_PROP(emc_mode_2, "nvidia,emc-mode-2") + EMC_READ_PROP(emc_mode_4, "nvidia,emc-mode-4") + EMC_READ_PROP(emc_mode_reset, "nvidia,emc-mode-reset") + EMC_READ_PROP(emc_mrs_wait_cnt, "nvidia,emc-mrs-wait-cnt") + EMC_READ_PROP(emc_sel_dpd_ctrl, "nvidia,emc-sel-dpd-ctrl") + EMC_READ_PROP(emc_xm2dqspadctrl2, "nvidia,emc-xm2dqspadctrl2") + EMC_READ_PROP(emc_zcal_cnt_long, "nvidia,emc-zcal-cnt-long") + EMC_READ_PROP(emc_zcal_interval, "nvidia,emc-zcal-interval") + +#undef EMC_READ_PROP + + return 0; +} + +static int cmp_timings(const void *_a, const void *_b) +{ + const struct emc_timing *a =3D _a; + const struct emc_timing *b =3D _b; + + if (a->rate < b->rate) + return -1; + else if (a->rate =3D=3D b->rate) + return 0; + else + return 1; +} + +static int tegra_emc_load_timings_from_dt(struct tegra_emc *emc, + struct device_node *node) +{ + int child_count =3D of_get_child_count(node); + struct device_node *child; + struct emc_timing *timing; + unsigned int i =3D 0; + int err; + + emc->timings =3D devm_kcalloc(emc->dev, child_count, sizeof(*timing), + GFP_KERNEL); + if (!emc->timings) + return -ENOMEM; + + emc->num_timings =3D child_count; + + for_each_child_of_node(node, child) { + timing =3D &emc->timings[i++]; + + err =3D load_one_timing_from_dt(emc, timing, child); + if (err) { + of_node_put(child); + return err; + } + } + + sort(emc->timings, emc->num_timings, sizeof(*timing), cmp_timings, + NULL); + + return 0; +} + +static struct device_node * +tegra_emc_find_node_by_ram_code(struct device_node *node, u32 ram_code) +{ + struct device_node *np; + int err; + + for_each_child_of_node(node, np) { + u32 value; + + err =3D of_property_read_u32(np, "nvidia,ram-code", &value); + if (err || value !=3D ram_code) + continue; + + return np; + } + + return NULL; +} + +static void tegra_emc_rate_requests_init(struct tegra_emc *emc) +{ + unsigned int i; + + for (i =3D 0; i < EMC_RATE_TYPE_MAX; i++) { + emc->requested_rate[i].min_rate =3D 0; + emc->requested_rate[i].max_rate =3D ULONG_MAX; + } +} + +static int emc_request_rate(struct tegra_emc *emc, + unsigned long new_min_rate, + unsigned long new_max_rate, + enum emc_rate_request_type type) +{ + struct emc_rate_request *req =3D emc->requested_rate; + unsigned long min_rate =3D 0, max_rate =3D ULONG_MAX; + unsigned int i; + int err; + + /* select minimum and maximum rates among the requested rates */ + for (i =3D 0; i < EMC_RATE_TYPE_MAX; i++, req++) { + if (i =3D=3D type) { + min_rate =3D max(new_min_rate, min_rate); + max_rate =3D min(new_max_rate, max_rate); + } else { + min_rate =3D max(req->min_rate, min_rate); + max_rate =3D min(req->max_rate, max_rate); + } + } + + if (min_rate > max_rate) { + dev_err_ratelimited(emc->dev, "%s: type %u: out of range: %lu %lu\n", + __func__, type, min_rate, max_rate); + return -ERANGE; + } + + /* + * EMC rate-changes should go via OPP API because it manages voltage + * changes. + */ + err =3D dev_pm_opp_set_rate(emc->dev, min_rate); + if (err) + return err; + + emc->requested_rate[type].min_rate =3D new_min_rate; + emc->requested_rate[type].max_rate =3D new_max_rate; + + return 0; +} + +static int emc_set_min_rate(struct tegra_emc *emc, unsigned long rate, + enum emc_rate_request_type type) +{ + struct emc_rate_request *req =3D &emc->requested_rate[type]; + int ret; + + mutex_lock(&emc->rate_lock); + ret =3D emc_request_rate(emc, rate, req->max_rate, type); + mutex_unlock(&emc->rate_lock); + + return ret; +} + +static int emc_set_max_rate(struct tegra_emc *emc, unsigned long rate, + enum emc_rate_request_type type) +{ + struct emc_rate_request *req =3D &emc->requested_rate[type]; + int ret; + + mutex_lock(&emc->rate_lock); + ret =3D emc_request_rate(emc, req->min_rate, rate, type); + mutex_unlock(&emc->rate_lock); + + return ret; +} + +/* + * debugfs interface + * + * The memory controller driver exposes some files in debugfs that can be = used + * to control the EMC frequency. The top-level directory can be found here: + * + * /sys/kernel/debug/emc + * + * It contains the following files: + * + * - available_rates: This file contains a list of valid, space-separated + * EMC frequencies. + * + * - min_rate: Writing a value to this file sets the given frequency as = the + * floor of the permitted range. If this is higher than the currently + * configured EMC frequency, this will cause the frequency to be + * increased so that it stays within the valid range. + * + * - max_rate: Similarly to the min_rate file, writing a value to this f= ile + * sets the given frequency as the ceiling of the permitted range. If + * the value is lower than the currently configured EMC frequency, t= his + * will cause the frequency to be decreased so that it stays within = the + * valid range. + */ + +static bool tegra_emc_validate_rate(struct tegra_emc *emc, unsigned long r= ate) +{ + unsigned int i; + + for (i =3D 0; i < emc->num_timings; i++) + if (rate =3D=3D emc->timings[i].rate) + return true; + + return false; +} + +static int tegra_emc_debug_available_rates_show(struct seq_file *s, + void *data) +{ + struct tegra_emc *emc =3D s->private; + const char *prefix =3D ""; + unsigned int i; + + for (i =3D 0; i < emc->num_timings; i++) { + seq_printf(s, "%s%lu", prefix, emc->timings[i].rate); + prefix =3D " "; + } + + seq_puts(s, "\n"); + + return 0; +} + +DEFINE_SHOW_ATTRIBUTE(tegra_emc_debug_available_rates); + +static int tegra_emc_debug_min_rate_get(void *data, u64 *rate) +{ + struct tegra_emc *emc =3D data; + + *rate =3D emc->debugfs.min_rate; + + return 0; +} + +static int tegra_emc_debug_min_rate_set(void *data, u64 rate) +{ + struct tegra_emc *emc =3D data; + int err; + + if (!tegra_emc_validate_rate(emc, rate)) + return -EINVAL; + + err =3D emc_set_min_rate(emc, rate, EMC_RATE_DEBUG); + if (err < 0) + return err; + + emc->debugfs.min_rate =3D rate; + + return 0; +} + +DEFINE_DEBUGFS_ATTRIBUTE(tegra_emc_debug_min_rate_fops, + tegra_emc_debug_min_rate_get, + tegra_emc_debug_min_rate_set, "%llu\n"); + +static int tegra_emc_debug_max_rate_get(void *data, u64 *rate) +{ + struct tegra_emc *emc =3D data; + + *rate =3D emc->debugfs.max_rate; + + return 0; +} + +static int tegra_emc_debug_max_rate_set(void *data, u64 rate) +{ + struct tegra_emc *emc =3D data; + int err; + + if (!tegra_emc_validate_rate(emc, rate)) + return -EINVAL; + + err =3D emc_set_max_rate(emc, rate, EMC_RATE_DEBUG); + if (err < 0) + return err; + + emc->debugfs.max_rate =3D rate; + + return 0; +} + +DEFINE_DEBUGFS_ATTRIBUTE(tegra_emc_debug_max_rate_fops, + tegra_emc_debug_max_rate_get, + tegra_emc_debug_max_rate_set, "%llu\n"); + +static void emc_debugfs_init(struct device *dev, struct tegra_emc *emc) +{ + unsigned int i; + int err; + + emc->debugfs.min_rate =3D ULONG_MAX; + emc->debugfs.max_rate =3D 0; + + for (i =3D 0; i < emc->num_timings; i++) { + if (emc->timings[i].rate < emc->debugfs.min_rate) + emc->debugfs.min_rate =3D emc->timings[i].rate; + + if (emc->timings[i].rate > emc->debugfs.max_rate) + emc->debugfs.max_rate =3D emc->timings[i].rate; + } + + if (!emc->num_timings) { + emc->debugfs.min_rate =3D clk_get_rate(emc->clk); + emc->debugfs.max_rate =3D emc->debugfs.min_rate; + } + + err =3D clk_set_rate_range(emc->clk, emc->debugfs.min_rate, + emc->debugfs.max_rate); + if (err < 0) { + dev_err(dev, "failed to set rate range [%lu-%lu] for %pC\n", + emc->debugfs.min_rate, emc->debugfs.max_rate, + emc->clk); + return; + } + + emc->debugfs.root =3D debugfs_create_dir("emc", NULL); + + debugfs_create_file("available_rates", 0444, emc->debugfs.root, emc, + &tegra_emc_debug_available_rates_fops); + debugfs_create_file("min_rate", 0644, emc->debugfs.root, + emc, &tegra_emc_debug_min_rate_fops); + debugfs_create_file("max_rate", 0644, emc->debugfs.root, + emc, &tegra_emc_debug_max_rate_fops); +} + +static inline struct tegra_emc * +to_tegra_emc_provider(struct icc_provider *provider) +{ + return container_of(provider, struct tegra_emc, provider); +} + +static struct icc_node_data * +emc_of_icc_xlate_extended(const struct of_phandle_args *spec, void *data) +{ + struct icc_provider *provider =3D data; + struct icc_node_data *ndata; + struct icc_node *node; + + /* External Memory is the only possible ICC route */ + list_for_each_entry(node, &provider->nodes, node_list) { + if (node->id !=3D TEGRA_ICC_EMEM) + continue; + + ndata =3D kzalloc(sizeof(*ndata), GFP_KERNEL); + if (!ndata) + return ERR_PTR(-ENOMEM); + + /* + * SRC and DST nodes should have matching TAG in order to have + * it set by default for a requested path. + */ + ndata->tag =3D TEGRA_MC_ICC_TAG_ISO; + ndata->node =3D node; + + return ndata; + } + + return ERR_PTR(-EPROBE_DEFER); +} + +static int emc_icc_set(struct icc_node *src, struct icc_node *dst) +{ + struct tegra_emc *emc =3D to_tegra_emc_provider(dst->provider); + unsigned long long peak_bw =3D icc_units_to_bps(dst->peak_bw); + unsigned long long avg_bw =3D icc_units_to_bps(dst->avg_bw); + unsigned long long rate =3D max(avg_bw, peak_bw); + unsigned int dram_data_bus_width_bytes =3D 4; + const unsigned int ddr =3D 2; + int err; + + /* + * Tegra114 EMC runs on a clock rate of SDRAM bus. This means that + * EMC clock rate is twice smaller than the peak data rate because + * data is sampled on both EMC clock edges. + */ + do_div(rate, ddr * dram_data_bus_width_bytes); + rate =3D min_t(u64, rate, U32_MAX); + + err =3D emc_set_min_rate(emc, rate, EMC_RATE_ICC); + if (err) + return err; + + return 0; +} + +static int tegra_emc_interconnect_init(struct tegra_emc *emc) +{ + const struct tegra_mc_soc *soc =3D emc->mc->soc; + struct icc_node *node; + int err; + + emc->provider.dev =3D emc->dev; + emc->provider.set =3D emc_icc_set; + emc->provider.data =3D &emc->provider; + emc->provider.aggregate =3D soc->icc_ops->aggregate; + emc->provider.xlate_extended =3D emc_of_icc_xlate_extended; + + icc_provider_init(&emc->provider); + + /* create External Memory Controller node */ + node =3D icc_node_create(TEGRA_ICC_EMC); + if (IS_ERR(node)) { + err =3D PTR_ERR(node); + goto err_msg; + } + + node->name =3D "External Memory Controller"; + icc_node_add(node, &emc->provider); + + /* link External Memory Controller to External Memory (DRAM) */ + err =3D icc_link_create(node, TEGRA_ICC_EMEM); + if (err) + goto remove_nodes; + + /* create External Memory node */ + node =3D icc_node_create(TEGRA_ICC_EMEM); + if (IS_ERR(node)) { + err =3D PTR_ERR(node); + goto remove_nodes; + } + + node->name =3D "External Memory (DRAM)"; + icc_node_add(node, &emc->provider); + + err =3D icc_provider_register(&emc->provider); + if (err) + goto remove_nodes; + + return 0; + +remove_nodes: + icc_nodes_remove(&emc->provider); +err_msg: + dev_err(emc->dev, "failed to initialize ICC: %d\n", err); + + return err; +} + +static int tegra_emc_opp_table_init(struct tegra_emc *emc) +{ + u32 hw_version =3D BIT(tegra_sku_info.soc_speedo_id); + int opp_token, err; + + err =3D dev_pm_opp_set_supported_hw(emc->dev, &hw_version, 1); + if (err < 0) { + dev_err(emc->dev, "failed to set OPP supported HW: %d\n", err); + return err; + } + opp_token =3D err; + + err =3D dev_pm_opp_of_add_table(emc->dev); + if (err) { + if (err =3D=3D -ENODEV) + dev_err(emc->dev, "OPP table not found, please update your device tree\= n"); + else + dev_err(emc->dev, "failed to add OPP table: %d\n", err); + + goto put_hw_table; + } + + dev_info_once(emc->dev, "OPP HW ver. 0x%x, current clock rate %lu MHz\n", + hw_version, clk_get_rate(emc->clk) / 1000000); + + /* first dummy rate-set initializes voltage state */ + err =3D dev_pm_opp_set_rate(emc->dev, clk_get_rate(emc->clk)); + if (err) { + dev_err(emc->dev, "failed to initialize OPP clock: %d\n", err); + goto remove_table; + } + + return 0; + +remove_table: + dev_pm_opp_of_remove_table(emc->dev); +put_hw_table: + dev_pm_opp_put_supported_hw(opp_token); + + return err; +} + +static void devm_tegra_emc_unset_callback(void *data) +{ + tegra124_clk_set_emc_callbacks(NULL, NULL); +} + +static int tegra_emc_probe(struct platform_device *pdev) +{ + struct device_node *np; + struct tegra_emc *emc; + u32 ram_code; + int err; + + emc =3D devm_kzalloc(&pdev->dev, sizeof(*emc), GFP_KERNEL); + if (!emc) + return -ENOMEM; + + mutex_init(&emc->rate_lock); + emc->dev =3D &pdev->dev; + + emc->regs =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(emc->regs)) + return PTR_ERR(emc->regs); + + emc->mc =3D devm_tegra_memory_controller_get(&pdev->dev); + if (IS_ERR(emc->mc)) + return PTR_ERR(emc->mc); + + ram_code =3D tegra_read_ram_code(); + + np =3D tegra_emc_find_node_by_ram_code(pdev->dev.of_node, ram_code); + if (np) { + err =3D tegra_emc_load_timings_from_dt(emc, np); + of_node_put(np); + if (err) + return err; + } else { + dev_info_once(&pdev->dev, + "no memory timings for RAM code %u found in DT\n", + ram_code); + } + + err =3D emc_init(emc); + if (err) { + dev_err(&pdev->dev, "EMC initialization failed: %d\n", err); + return err; + } + + platform_set_drvdata(pdev, emc); + + tegra124_clk_set_emc_callbacks(tegra_emc_prepare_timing_change, + tegra_emc_complete_timing_change); + + err =3D devm_add_action_or_reset(&pdev->dev, devm_tegra_emc_unset_callbac= k, + NULL); + if (err) + return err; + + err =3D platform_get_irq(pdev, 0); + if (err < 0) + return err; + + emc->irq =3D err; + + err =3D devm_request_irq(&pdev->dev, emc->irq, tegra_emc_isr, 0, + dev_name(&pdev->dev), emc); + if (err) { + dev_err(&pdev->dev, "failed to request irq: %d\n", err); + return err; + } + + emc->clk =3D devm_clk_get(&pdev->dev, "emc"); + if (IS_ERR(emc->clk)) { + err =3D PTR_ERR(emc->clk); + dev_err(&pdev->dev, "failed to get EMC clock: %d\n", err); + return err; + } + + err =3D tegra_emc_opp_table_init(emc); + if (err) + return err; + + tegra_emc_rate_requests_init(emc); + + if (IS_ENABLED(CONFIG_DEBUG_FS)) + emc_debugfs_init(&pdev->dev, emc); + + tegra_emc_interconnect_init(emc); + + /* + * Don't allow the kernel module to be unloaded. Unloading adds some + * extra complexity which doesn't really worth the effort in a case of + * this driver. + */ + try_module_get(THIS_MODULE); + + return 0; +}; + +static const struct of_device_id tegra_emc_of_match[] =3D { + { .compatible =3D "nvidia,tegra114-emc" }, + {} +}; +MODULE_DEVICE_TABLE(of, tegra_emc_of_match); + +static struct platform_driver tegra_emc_driver =3D { + .probe =3D tegra_emc_probe, + .driver =3D { + .name =3D "tegra114-emc", + .of_match_table =3D tegra_emc_of_match, + .suppress_bind_attrs =3D true, + .sync_state =3D icc_sync_state, + }, +}; +module_platform_driver(tegra_emc_driver); + +MODULE_AUTHOR("Svyatoslav Ryhel "); +MODULE_DESCRIPTION("NVIDIA Tegra114 EMC driver"); +MODULE_LICENSE("GPL"); --=20 2.48.1 From nobody Sat Oct 4 03:17:20 2025 Received: from mail-ej1-f52.google.com (mail-ej1-f52.google.com [209.85.218.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BC9BC3431FE; Wed, 20 Aug 2025 15:13:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755702837; cv=none; b=QhWwYuqhT90juBxgAKlO/ZeKCWs3zOSCzBB9DtusrM/LEUMdYuUAzYkLNbGMwLEWyTe7lgZzOXXaITkh2JZ19KdOBoGnL9DFDCpA3D8c1Yoclt0ftAoiSzmgYrr9LgwiVVr8mmQNHGdbqdOVD5sV0IQlTcCyi9Puh6mDT2LGN/s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755702837; c=relaxed/simple; bh=UILOflJIX6L62CFw5MITmgMtHSeUzyEdlA3IlLzQZjM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Ul7dA/k53SDUnGT9MS8GthLJZfjAfDEqf6eCqMA1jk4GQaAq6FvllkuWWpnbq7CILAJ8xkR8Tka3aHHcx3bBbqp0PkLKyQkHdMotyenjAhuDO88HI+T8hN/H9wS1YrGIaV4EEnyJQmwwML8Za3wl0uA05WAtsUrO+Ay9sBW4Onw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ODX1rVwh; arc=none smtp.client-ip=209.85.218.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ODX1rVwh" Received: by mail-ej1-f52.google.com with SMTP id a640c23a62f3a-afcb61f6044so3508466b.0; Wed, 20 Aug 2025 08:13:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1755702834; x=1756307634; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=mb1Fhdg0IpMpAnNQb5U919bea+ze6pC7PvuCd0rLKxs=; b=ODX1rVwhkaoz/ptIadk+qqz4T/k8Kp8qWRUwhVmdDryACUJk3R0lo6tRGWp29Gw7yN fl6stlERjzVbZxH5Gc+BLcu4ncybr9xuF2MVaJ7klbpuP84LSkr+HfHEOP/ZsUUPic+P Brx38gVV08RDQ2Vt9Q9+ZWFXZXh9vgtNOA/ErcfvH7yX7kHIfywGtpQsSIkspdOAEl4A KESqTgiOyegAbwlWL0HKu6T0rvcISh+oVdrrAerq3oYq5veFA0vQYvjeKUT7Bem4KVus bsCXt6xGCC0/NKCWevSwWXCwPHVz5O1tdlAuDjrgjaKqN9gbZ6M2wexpw5K3hB/FQ8ce T2fA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755702834; x=1756307634; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=mb1Fhdg0IpMpAnNQb5U919bea+ze6pC7PvuCd0rLKxs=; b=WdAOIZ8aj7Z5yz98pY3EDqkEPESXkwZYj9JGo+0ycZIjeIJa4DHslDgUVNyxbhDJtC xdx8Dvz0Guwj4UQcxt0FMwBq1ri9gxgnvcdhS4wDFUV23vgaLf/Cu03C2A9FmovJjSq/ +NdGvbId+gos+ftZiK+JibofxR9NGg2Zibnvw4Plw0c/YIjZDpsSTq7yR4Ati66pE5B2 9eP8Ia/7jVtKI9ehiBK7/7r/28Y7YnXVrzVw0SsIqWIN+ExqWlSnl7uKKNTr9oOoMOFq TgjEFGEB8vXKz6Y8Sh6Mylq9pdcOz8b4BUYXCO2PA9Yk9dT6zF5QxFiLITG+Oct0MSHk UMOQ== X-Forwarded-Encrypted: i=1; AJvYcCU+Sp2Y6eC9jZgKXJZxHuz3ZV/20t9VqTNUTmN4pbpgybtQVknIDPeQ/17B6OdIaWOlhvs1RlnAtqx9j/E=@vger.kernel.org, AJvYcCV5eNSb6OPDfXMJ5erJtkFYrxiekwkKUOKaN004o5oFGsuSGUoij1ShyUaqIo/3eekm6h077ZObJt9k@vger.kernel.org, AJvYcCVNORp8fHjUb17H4xyzyC63r7DT6sEth8zGzXvlCrcx+ZMypIlwpT16NHW1FY2hNxTHbcUecPfG5Cmd@vger.kernel.org X-Gm-Message-State: AOJu0YwZ0IJbJves3HBX5UFSY442nme75jFHx3du5NeEeQ7dRkMmJMT3 ITHvvF1AsdthcJBJBBJa7ZcEbpPbcsT84VZVox2vAGKZxtCSoIdWVFn3 X-Gm-Gg: ASbGncuiUMiHInw98K8eDJaibeR7/ctY/WVPIBGnG625RDMStcQkYRvNlDjva2Ocwij +v3ioR8s/o/bKO5tPlihTV54S91Z2DVMWA+IyvqrrRfRm4mNCT7F4atgcTLCPJvHNw7zQFM/dPf fDGDHFDcvLyD6sAzL2rngMrhJJF+4AT6OJ77rU7GFlW1obFfEwlSBrLjPoV6BvVDSOt8BbumfVK vXXNwSET0JTW2jkQE8caebRhsx9+XNDi5q1EHv6dtT2dKNWUqYs++r258j/HhMDRxvhPsyTUrz+ aCClzGv0Nn/5vbx4tPOpiP5yeAy7alcMhbyFyQ2RXeUkwfuTNrRJdNPpp5ZoAnW3t39sgTTtET2 ftyVJuOWFNkIfIw== X-Google-Smtp-Source: AGHT+IGvveuw4V/IpfCYz0bHV6VY+5N4ibPXfGUTemU02u90V9vM2gktLD1/fRdCntg7JBVr5Fldcw== X-Received: by 2002:a17:906:f5a3:b0:af9:70f0:62e3 with SMTP id a640c23a62f3a-afddecf0d5fmr631425966b.15.1755702833942; Wed, 20 Aug 2025 08:13:53 -0700 (PDT) Received: from xeon.. ([188.163.112.76]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-afdef1d34f8sm175905166b.83.2025.08.20.08.13.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 20 Aug 2025 08:13:53 -0700 (PDT) From: Svyatoslav Ryhel To: Krzysztof Kozlowski , Rob Herring , Conor Dooley , Thierry Reding , Thierry Reding , Jonathan Hunter , Prashant Gaikwad , Mikko Perttunen , Michael Turquette , Stephen Boyd , Svyatoslav Ryhel , Jonathan Cameron , Dmitry Osipenko Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-clk@vger.kernel.org Subject: [PATCH v2 8/9] ARM: tegra: Add External Memory Controller node on Tegra114 Date: Wed, 20 Aug 2025 18:13:22 +0300 Message-ID: <20250820151323.167772-9-clamor95@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250820151323.167772-1-clamor95@gmail.com> References: <20250820151323.167772-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add External Memory Controller node to the device-tree. Signed-off-by: Svyatoslav Ryhel --- arch/arm/boot/dts/nvidia/tegra114.dtsi | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/arch/arm/boot/dts/nvidia/tegra114.dtsi b/arch/arm/boot/dts/nvi= dia/tegra114.dtsi index 5a6999eb4357..97f5ddc197a0 100644 --- a/arch/arm/boot/dts/nvidia/tegra114.dtsi +++ b/arch/arm/boot/dts/nvidia/tegra114.dtsi @@ -195,6 +195,8 @@ tegra_car: clock@60006000 { reg =3D <0x60006000 0x1000>; #clock-cells =3D <1>; #reset-cells =3D <1>; + + nvidia,external-memory-controller =3D <&emc>; }; =20 flow-controller@60007000 { @@ -591,6 +593,16 @@ mc: memory-controller@70019000 { #iommu-cells =3D <1>; }; =20 + emc: external-memory-controller@7001b000 { + compatible =3D "nvidia,tegra114-emc"; + reg =3D <0x7001b000 0x1000>; + interrupts =3D ; + clocks =3D <&tegra_car TEGRA114_CLK_EMC>; + clock-names =3D "emc"; + + nvidia,memory-controller =3D <&mc>; + }; + hda@70030000 { compatible =3D "nvidia,tegra114-hda", "nvidia,tegra30-hda"; reg =3D <0x70030000 0x10000>; --=20 2.48.1 From nobody Sat Oct 4 03:17:20 2025 Received: from mail-ej1-f54.google.com (mail-ej1-f54.google.com [209.85.218.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1CB04343D65; Wed, 20 Aug 2025 15:13:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755702838; cv=none; b=Q7IWlS+SparEqi1wccFich6jo9jy7ibiqoVeJV/Wqfy9L2+s6GwokaRMQKyGsCJ1STvHeY8EqlOTkbpTQawVRJyc91VwJNqJbVqcInHi8BRJLzwqVzg9KahjY8V+dA4BgELt2llMy+r/aCnsasPRJ9peEQadK96co9NfWGLyyrc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755702838; c=relaxed/simple; bh=JOuv/MGonXvqUP/qEUbDZLXGaDhcIqk8F6hXwOWt+JM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Jqe9msBqB0plg9GkVE8IfX9q5Kjonmix3yQM9IW+TjPKjOY1y7kWbK+UNugDt7Q1Yo+L5x3p+Hvh294AJiPJlgnozDBJNmnpr+bVpqu/hHAiIeW0B0qventqXTyvhHFBzY8UKnnzBFJB+KTjPSpT7VH/O1xe79mHocne/yqyRnk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=nqPQCycT; arc=none smtp.client-ip=209.85.218.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="nqPQCycT" Received: by mail-ej1-f54.google.com with SMTP id a640c23a62f3a-afcb7322da8so1063488366b.0; Wed, 20 Aug 2025 08:13:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1755702835; x=1756307635; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ffAgsaBt+yeZ0zc6r/i9JozCTywwheb3dvUZnDgxunk=; b=nqPQCycTDa0kjCQFCtv3oCQxlehODc9/AFeiB6ZuAvscfflMVXCaZKLOybI5rVlnNl HxCafZA5msnEhDbhjFsfhmM2/1zDeXOdJWRSG+b+8/8+ly9VLNDCJFiSP2SgoAE+di2u hzibKFRmXGRY5q4zjKe6wVemZenkRZQQfqTAZ2E94znh0/fJKwXAZe8VIZRNWhM5gsJV fkcCPv+P9ARlrd6SE1J4M0pVzBBzYYcz/07MfC0jJmrx4sbKSH4cIgSteNp2CTIe0lSd CFddAFpu9Qi9Nnzh94Apmh5k+peRoYW3hsqE3+J7wsIycy+u/iNdfgiF3K6oM5T93dbL MbvA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755702835; x=1756307635; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ffAgsaBt+yeZ0zc6r/i9JozCTywwheb3dvUZnDgxunk=; b=LId5VvgmEkVY9fQtgeH/WmKOsEvmebP95xW5gFwD1zoLMDKVer3n8285d8SHPG8VVA Uy3a4jphcUAzt6TVvJ/DTAm7g+TfccUm0EvfL+RogH/CR8yOudAmBVmsIuNOKQ0z807y oIeSawQBYn+vsCp9GodPEnP9PwYB1gyq+6RmcTxrwJlgJqs62DSPIg1NEN6AzJFkESUM TRB9pvGE2kDDEeHTvfZvj1d5Tn7l2nTiHe4MUdGMXUyxYcuHwYCyHGJSs5ut9R+u21q3 rHBfLaBn+W7TCEuVqAQZDyZoUlExuSOaCz5JTLYSyy/wU5FqFlrlcL1Kqz/L0oyK5csd BgbA== X-Forwarded-Encrypted: i=1; AJvYcCUFiByUlm+IEHlN3ZURseP09o4aS030n8iy1nOnnMtszNNCMaYXOCammEz7FVIGwZwLFS12cKuZxZfWQ3s=@vger.kernel.org, AJvYcCXClb56nKhaszlhyC/RJZk61rNdOpFMjU7Iijowk1bPdg6sJeuMhYyJ3LZkkGkzKhkbFtnoVDSgf/yF@vger.kernel.org, AJvYcCXEKc9WhkbB4smKle9QQwlPBQX4y73R1IPPfI7HMxadkEJs38sz4VbncTNp75ch7RyDc9ZYHiLPAMXB@vger.kernel.org X-Gm-Message-State: AOJu0YyKby/QIf2O9TtEleZgc73xDsWC6YhTvizY1pEsdg7b7ylCnY+E tMPo2wIpio1Y4pdKWi6nUZLAkgaT8h7r9bVPweVfaiiDm1+/ayXSrWQ0 X-Gm-Gg: ASbGncvGEfczzbVKPphnnWJGuGd8eAvX1KmwOW9LuBKOg34RolaIAO/Nt44fGtD4fIt TI5pLl09nYkTXOqlMGlOiezCazJKwAJxSo9bc7tWD3Z3DyOLU+aJOzgXy9zI3mba9+P2i5SNxp0 hDs7P7GYLpcNVf4jnL8wydGzXziHKHwgiyB0tGgrQjqk54Jt08AccS+l0lpzGETovsMf3kAG53K gwVODq0AqrdI9lQvWbCdjkk/KSdn/k0lAvd+thGW7U1/xHYIDpxz+frgVmaAlOFOBStPQ5KaSme OyDhgDZh16p4F5Oj37tF4+MTkcx0E+Kuz/yEpususpBD1Oar5SmTw3T7tOUQRefotX6QIRmENv/ 28Jyoy1XmxA7c8g== X-Google-Smtp-Source: AGHT+IGRiqm34iTdt3909sGTOtawzj9cGfwdU5Ug/6uytyeHfGkxB2PkwOx02cIKQzJRuPzJa74xYg== X-Received: by 2002:a17:907:c25:b0:afc:b618:ca7c with SMTP id a640c23a62f3a-afdf01fa122mr277796266b.48.1755702835228; Wed, 20 Aug 2025 08:13:55 -0700 (PDT) Received: from xeon.. ([188.163.112.76]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-afdef1d34f8sm175905166b.83.2025.08.20.08.13.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 20 Aug 2025 08:13:54 -0700 (PDT) From: Svyatoslav Ryhel To: Krzysztof Kozlowski , Rob Herring , Conor Dooley , Thierry Reding , Thierry Reding , Jonathan Hunter , Prashant Gaikwad , Mikko Perttunen , Michael Turquette , Stephen Boyd , Svyatoslav Ryhel , Jonathan Cameron , Dmitry Osipenko Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-clk@vger.kernel.org Subject: [PATCH v2 9/9] ARM: tegra: Add EMC OPP and ICC properties to Tegra114 EMC and ACTMON device-tree nodes Date: Wed, 20 Aug 2025 18:13:23 +0300 Message-ID: <20250820151323.167772-10-clamor95@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250820151323.167772-1-clamor95@gmail.com> References: <20250820151323.167772-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add EMC OPP tables and interconnect paths that will be used for dynamic memory bandwidth scaling based on memory utilization statistics. Signed-off-by: Svyatoslav Ryhel --- .../dts/nvidia/tegra114-peripherals-opp.dtsi | 151 ++++++++++++++++++ arch/arm/boot/dts/nvidia/tegra114.dtsi | 9 ++ 2 files changed, 160 insertions(+) create mode 100644 arch/arm/boot/dts/nvidia/tegra114-peripherals-opp.dtsi diff --git a/arch/arm/boot/dts/nvidia/tegra114-peripherals-opp.dtsi b/arch/= arm/boot/dts/nvidia/tegra114-peripherals-opp.dtsi new file mode 100644 index 000000000000..1a0e68f22039 --- /dev/null +++ b/arch/arm/boot/dts/nvidia/tegra114-peripherals-opp.dtsi @@ -0,0 +1,151 @@ +// SPDX-License-Identifier: GPL-2.0 + +/ { + emc_icc_dvfs_opp_table: opp-table-emc { + compatible =3D "operating-points-v2"; + + opp-12750000-900 { + opp-microvolt =3D <900000 900000 1390000>; + opp-hz =3D /bits/ 64 <12750000>; + opp-supported-hw =3D <0x000F>; + }; + + opp-20400000-900 { + opp-microvolt =3D <900000 900000 1390000>; + opp-hz =3D /bits/ 64 <20400000>; + opp-supported-hw =3D <0x000F>; + }; + + opp-40800000-900 { + opp-microvolt =3D <900000 900000 1390000>; + opp-hz =3D /bits/ 64 <40800000>; + opp-supported-hw =3D <0x000F>; + }; + + opp-68000000-900 { + opp-microvolt =3D <900000 900000 1390000>; + opp-hz =3D /bits/ 64 <68000000>; + opp-supported-hw =3D <0x000F>; + }; + + opp-102000000-900 { + opp-microvolt =3D <900000 900000 1390000>; + opp-hz =3D /bits/ 64 <102000000>; + opp-supported-hw =3D <0x000F>; + }; + + opp-204000000-900 { + opp-microvolt =3D <900000 900000 1390000>; + opp-hz =3D /bits/ 64 <204000000>; + opp-supported-hw =3D <0x000F>; + opp-suspend; + }; + + opp-312000000-1000 { + opp-microvolt =3D <1000000 1000000 1390000>; + opp-hz =3D /bits/ 64 <312000000>; + opp-supported-hw =3D <0x000F>; + }; + + opp-408000000-1000 { + opp-microvolt =3D <1000000 1000000 1390000>; + opp-hz =3D /bits/ 64 <408000000>; + opp-supported-hw =3D <0x000F>; + }; + + opp-528000000-1050 { + opp-microvolt =3D <1050000 1050000 1390000>; + opp-hz =3D /bits/ 64 <528000000>; + opp-supported-hw =3D <0x000E>; + }; + + opp-528000000-1100 { + opp-microvolt =3D <1100000 1100000 1390000>; + opp-hz =3D /bits/ 64 <528000000>; + opp-supported-hw =3D <0x0001>; + }; + + opp-624000000-1100 { + opp-microvolt =3D <1100000 1100000 1390000>; + opp-hz =3D /bits/ 64 <624000000>; + opp-supported-hw =3D <0x000F>; + }; + + opp-792000000-1100 { + opp-microvolt =3D <1100000 1100000 1390000>; + opp-hz =3D /bits/ 64 <792000000>; + opp-supported-hw =3D <0x000F>; + }; + }; + + emc_bw_dfs_opp_table: opp-table-actmon { + compatible =3D "operating-points-v2"; + + opp-12750000 { + opp-hz =3D /bits/ 64 <12750000>; + opp-supported-hw =3D <0x000F>; + opp-peak-kBps =3D <204000>; + }; + + opp-20400000 { + opp-hz =3D /bits/ 64 <20400000>; + opp-supported-hw =3D <0x000F>; + opp-peak-kBps =3D <326400>; + }; + + opp-40800000 { + opp-hz =3D /bits/ 64 <40800000>; + opp-supported-hw =3D <0x000F>; + opp-peak-kBps =3D <652800>; + }; + + opp-68000000 { + opp-hz =3D /bits/ 64 <68000000>; + opp-supported-hw =3D <0x000F>; + opp-peak-kBps =3D <1088000>; + }; + + opp-102000000 { + opp-hz =3D /bits/ 64 <102000000>; + opp-supported-hw =3D <0x000F>; + opp-peak-kBps =3D <1632000>; + }; + + opp-204000000 { + opp-hz =3D /bits/ 64 <204000000>; + opp-supported-hw =3D <0x000F>; + opp-peak-kBps =3D <3264000>; + opp-suspend; + }; + + opp-312000000 { + opp-hz =3D /bits/ 64 <312000000>; + opp-supported-hw =3D <0x000F>; + opp-peak-kBps =3D <4992000>; + }; + + opp-408000000 { + opp-hz =3D /bits/ 64 <408000000>; + opp-supported-hw =3D <0x000F>; + opp-peak-kBps =3D <6528000>; + }; + + opp-528000000 { + opp-hz =3D /bits/ 64 <528000000>; + opp-supported-hw =3D <0x000F>; + opp-peak-kBps =3D <8448000>; + }; + + opp-624000000 { + opp-hz =3D /bits/ 64 <624000000>; + opp-supported-hw =3D <0x000F>; + opp-peak-kBps =3D <9984000>; + }; + + opp-792000000 { + opp-hz =3D /bits/ 64 <792000000>; + opp-supported-hw =3D <0x000F>; + opp-peak-kBps =3D <12672000>; + }; + }; +}; diff --git a/arch/arm/boot/dts/nvidia/tegra114.dtsi b/arch/arm/boot/dts/nvi= dia/tegra114.dtsi index 97f5ddc197a0..ebac1886e079 100644 --- a/arch/arm/boot/dts/nvidia/tegra114.dtsi +++ b/arch/arm/boot/dts/nvidia/tegra114.dtsi @@ -8,6 +8,8 @@ #include #include =20 +#include "tegra114-peripherals-opp.dtsi" + / { compatible =3D "nvidia,tegra114"; interrupt-parent =3D <&lic>; @@ -259,6 +261,9 @@ actmon: actmon@6000c800 { clock-names =3D "actmon", "emc"; resets =3D <&tegra_car TEGRA114_CLK_ACTMON>; reset-names =3D "actmon"; + operating-points-v2 =3D <&emc_bw_dfs_opp_table>; + interconnects =3D <&mc TEGRA114_MC_MPCORER &emc>; + interconnect-names =3D "cpu-read"; #cooling-cells =3D <2>; }; =20 @@ -591,6 +596,7 @@ mc: memory-controller@70019000 { =20 #reset-cells =3D <1>; #iommu-cells =3D <1>; + #interconnect-cells =3D <1>; }; =20 emc: external-memory-controller@7001b000 { @@ -601,6 +607,9 @@ emc: external-memory-controller@7001b000 { clock-names =3D "emc"; =20 nvidia,memory-controller =3D <&mc>; + operating-points-v2 =3D <&emc_icc_dvfs_opp_table>; + + #interconnect-cells =3D <0>; }; =20 hda@70030000 { --=20 2.48.1