From nobody Sat Oct 4 06:35:14 2025 Received: from mail-ed1-f44.google.com (mail-ed1-f44.google.com [209.85.208.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3A74E2F5307; Wed, 20 Aug 2025 11:43:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755690189; cv=none; b=QkA9wLT2FI95pd9RsBdGSaX75DFLs3aU5vrc8aotiojtEvQogUWV4F+pA3cS8NTDRWRxKatdiSuHuLzM1L2RcJPQIYXuWZLY1T2k/K/8oEcKYLKhdvsByWNMr3dV0xQb3AornH3HkEOGkyynTTj6+W5Gm/zBlaZZOamZ70XYhnE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755690189; c=relaxed/simple; bh=3SRUxUwtu2/OABIaUtBynxiU7DmXOz1RmnCOODQVZfU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=p/8vn/bZUzcVIq0R25pujk9Tnf7HZzaAJNnaDAEly+1S+uu8IbKhq9W44o0Nv3C/HVWuEtGJmrc1YilzYHpaCQJ0YTRAMytE9rqf8WDZaBBp6f3Dyi9pUG9M6iXVdUnAiN70aYbb2fz5NAJi+Stey5n5QfWjcHXV3B2QgEshC30= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=g8JNzrVj; arc=none smtp.client-ip=209.85.208.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="g8JNzrVj" Received: by mail-ed1-f44.google.com with SMTP id 4fb4d7f45d1cf-6188b690517so9592627a12.1; Wed, 20 Aug 2025 04:43:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1755690185; x=1756294985; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=QWbApeSuKNHR33R0EFawYahQbF8nPR5Jr4AKqmYg5qo=; b=g8JNzrVj/NrHyf9VpQg6Ix5zddE+Za7T9Q5nXUyWSoR1uHF6JSalre1OgxQqPxKuKE iFQUw6BKnz5nEZWwhwyxy9A1qjHMAntAd5OKkkqCuWtY9KUR/+nqnrqFAphkMaS5iAty nxoGmq98AD81x5oWjpbsYQTIuyU73pOY/2PZfBGQjuUEQPMbOI5oQr1VWbX36rY4kUqJ IdJuiD3sRhOMRm6k/ArSuTwglyisutiTeLfb5fxdpmRMtWz8Z0i102S/m6Voei7zDOZ1 bbubnfwGxpSe8KIDLfMXFeQ+Abj/A9s2ZZzJAqwI8h4a8PKSMl0V5nzhxFTnrv4iHKqc D+FQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755690185; x=1756294985; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=QWbApeSuKNHR33R0EFawYahQbF8nPR5Jr4AKqmYg5qo=; b=ktlkvz97z0ZTubvgq06pOOOgQkKK2klKAhFZRTlwW95tx6gNgUkGdF4rzEdDEAf7Du 4ldJ5t0k27SXMbt+10YErBncYzRqevFiTis26rnGQMa3H3N1DL5kSnNEUTu8PkHEC+5J L4QV8FPDOAAu5cViURb19iTSEyY3S+hoppoDtv01yLLpjMJevNDfO4u+I/ihMkMkqaQA 9egoEH4CZUWRBd/dcuWOjGEl49HfqxFzJEsJMNdLTJzYQ50RV28H/KjoVfnAT4LWwfcz 4QAMr7fzfwlvULNpk8Dvu7E3qYqf7Vf7+BrW9jfDo1cgvkQKYgQS3wXn8KVdqV34urgU k9ng== X-Forwarded-Encrypted: i=1; AJvYcCUL8tqT4Ic2UQvzXjt7NBtfqiARdjJD9dUUc+kXrPrtprolr/LZWGH5J9VLH5nddxS+Tq/JGsdkFwicf3Y=@vger.kernel.org, AJvYcCUjwq9BCMC2v0+OtLKz4hU03Ja9XAIcXRZGrR2My/u2eMUdYwopaIEywktKWmtsCizYFh/X4Vstrsf2@vger.kernel.org, AJvYcCXMCdMj4C54IcT2m8MKMOBk3rIvitnxxRiFA6BJkY1BRXyPEB16KYcfimdzLYnE6E/Uy9HBzWN9bOWnAVWo@vger.kernel.org X-Gm-Message-State: AOJu0YzqLuqMSuH56mixcj49deitRuMyQuZc5aC4aZ4B8d3pBC8qc0Za 7KXCkldTIl4+bZGFRU1dlrQ0TJ8x0WXZyRgAKntOpgJIqYmOAmf8Bwk0 X-Gm-Gg: ASbGncsDQouFH7l0Rmkia/0aG0VElN6U0XRwbsatJE3NEJ5o848++DI0SO+AGZuC86s hizEETo6wfsZ8NDf+qCaajc3qM7nQxvuez0ojfDf7gHDX1AcdePUeTeSeRuHFPxTJa/IwYOAgG5 qT97ZtpKaqIuGxsIW7zvWARMBD/XqWu5Zpx6Vi4OaA/7ksNQ16Tc1IHTytcGtR/BYciGhBXHXAE fUSFmnWW10pmiiXfUWPKTVyq49gSsRS9Z2KyKFKWlre1BO9isW3dzKd4LdkAYeXeqnNAN1+ME6F TPWDRXbCFD2Xdh2QirkN7Y3Md2njJudNM1jTB66RyFxfgjog0/nioj+AJ9n5ohi7ZIoE6aHhtO6 BGvVAiGRophyZEw== X-Google-Smtp-Source: AGHT+IEAWJ6W3ynq0KlM+esaiuS1ibm+fZyVXcSbmZgIXfZtk1ihUS+V94rNIK9Rcu6kL3WIibXAfw== X-Received: by 2002:a17:907:9626:b0:afc:a330:e423 with SMTP id a640c23a62f3a-afdf01a7b32mr181014066b.42.1755690184151; Wed, 20 Aug 2025 04:43:04 -0700 (PDT) Received: from xeon.. ([188.163.112.76]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-afded4ca695sm161769566b.90.2025.08.20.04.43.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 20 Aug 2025 04:43:03 -0700 (PDT) From: Svyatoslav Ryhel To: "Rafael J. Wysocki" , Daniel Lezcano , Zhang Rui , Lukasz Luba , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Thierry Reding , Mikko Perttunen , Jonathan Hunter , Svyatoslav Ryhel , "Jiri Slaby (SUSE)" , Jonathan Cameron , =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= Cc: linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 6/6] ARM: tegra: Add SOCTHERM support on Tegra114 Date: Wed, 20 Aug 2025 14:42:31 +0300 Message-ID: <20250820114231.150441-7-clamor95@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250820114231.150441-1-clamor95@gmail.com> References: <20250820114231.150441-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add SOCTHERM and thermal zones nodes into common Tegra 4 device tree. Signed-off-by: Svyatoslav Ryhel --- arch/arm/boot/dts/nvidia/tegra114.dtsi | 197 +++++++++++++++++++++++++ 1 file changed, 197 insertions(+) diff --git a/arch/arm/boot/dts/nvidia/tegra114.dtsi b/arch/arm/boot/dts/nvi= dia/tegra114.dtsi index 3ee51d7f3935..d9c51e6900d8 100644 --- a/arch/arm/boot/dts/nvidia/tegra114.dtsi +++ b/arch/arm/boot/dts/nvidia/tegra114.dtsi @@ -5,6 +5,7 @@ #include #include #include +#include #include =20 / { @@ -694,6 +695,46 @@ mipi: mipi@700e3000 { #nvidia,mipi-calibrate-cells =3D <1>; }; =20 + soctherm: thermal-sensor@700e2000 { + compatible =3D "nvidia,tegra114-soctherm"; + reg =3D <0x700e2000 0x600>, /* SOC_THERM reg_base */ + <0x60006000 0x400>; /* CAR reg_base */ + reg-names =3D "soctherm-reg", "car-reg"; + interrupts =3D , + ; + interrupt-names =3D "thermal", "edp"; + clocks =3D <&tegra_car TEGRA114_CLK_TSENSOR>, + <&tegra_car TEGRA114_CLK_SOC_THERM>; + clock-names =3D "tsensor", "soctherm"; + resets =3D <&tegra_car 78>; + reset-names =3D "soctherm"; + + assigned-clocks =3D <&tegra_car TEGRA114_CLK_TSENSOR>, + <&tegra_car TEGRA114_CLK_SOC_THERM>; + assigned-clock-rates =3D <500000>, <51000000>; + + assigned-clock-parents =3D <&tegra_car TEGRA114_CLK_CLK_M>, + <&tegra_car TEGRA114_CLK_PLL_P>; + + #thermal-sensor-cells =3D <1>; + + throttle-cfgs { + throttle_heavy: heavy { + nvidia,priority =3D <100>; + nvidia,cpu-throt-percent =3D <80>; + nvidia,gpu-throt-level =3D ; + #cooling-cells =3D <2>; + }; + + throttle_light: light { + nvidia,priority =3D <80>; + nvidia,cpu-throt-percent =3D <50>; + nvidia,gpu-throt-level =3D ; + #cooling-cells =3D <2>; + }; + }; + }; + dfll: clock@70110000 { compatible =3D "nvidia,tegra114-dfll"; reg =3D <0x70110000 0x100>, /* DFLL control */ @@ -858,24 +899,28 @@ cpu0: cpu@0 { clock-names =3D "cpu_g", "cpu_lp", "pll_x", "pll_p", "dfll"; /* FIXME: what's the actual transition time? */ clock-latency =3D <300000>; + #cooling-cells =3D <2>; }; =20 cpu1: cpu@1 { device_type =3D "cpu"; compatible =3D "arm,cortex-a15"; reg =3D <1>; + #cooling-cells =3D <2>; }; =20 cpu2: cpu@2 { device_type =3D "cpu"; compatible =3D "arm,cortex-a15"; reg =3D <2>; + #cooling-cells =3D <2>; }; =20 cpu3: cpu@3 { device_type =3D "cpu"; compatible =3D "arm,cortex-a15"; reg =3D <3>; + #cooling-cells =3D <2>; }; }; =20 @@ -888,6 +933,158 @@ pmu { interrupt-affinity =3D <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>; }; =20 + thermal-zones { + cpu-thermal { + polling-delay-passive =3D <1000>; + polling-delay =3D <1000>; + + thermal-sensors =3D + <&soctherm TEGRA114_SOCTHERM_SENSOR_CPU>; + + trips { + cpu-shutdown-trip { + temperature =3D <102000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + + cpu_throttle_trip: cpu-throttle-trip { + temperature =3D <100000>; + hysteresis =3D <1000>; + type =3D "hot"; + }; + + cpu_balanced_trip: cpu-balanced-trip { + temperature =3D <90000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + + cooling-maps { + map0 { + trip =3D <&cpu_throttle_trip>; + cooling-device =3D <&throttle_heavy 1 1>; + }; + + map1 { + trip =3D <&cpu_balanced_trip>; + cooling-device =3D <&throttle_light 1 1>; + }; + }; + }; + + mem-thermal { + polling-delay-passive =3D <1000>; + polling-delay =3D <1000>; + + thermal-sensors =3D + <&soctherm TEGRA114_SOCTHERM_SENSOR_MEM>; + + trips { + mem-shutdown-trip { + temperature =3D <102000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + + mem_throttle_trip: mem-throttle-trip { + temperature =3D <100000>; + hysteresis =3D <1000>; + type =3D "hot"; + }; + + mem_balanced_trip: mem-balanced-trip { + temperature =3D <90000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + + cooling-maps { + /* + * There are currently no cooling maps, + * because there are no cooling devices. + */ + }; + }; + + gpu-thermal { + polling-delay-passive =3D <1000>; + polling-delay =3D <1000>; + + thermal-sensors =3D + <&soctherm TEGRA114_SOCTHERM_SENSOR_GPU>; + + trips { + gpu-shutdown-trip { + temperature =3D <102000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + + gpu_throttle_trip: gpu-throttle-trip { + temperature =3D <100000>; + hysteresis =3D <1000>; + type =3D "hot"; + }; + + gpu_balanced_trip: gpu-balanced-trip { + temperature =3D <90000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + + cooling-maps { + map0 { + trip =3D <&gpu_throttle_trip>; + cooling-device =3D <&throttle_heavy 1 1>; + }; + + map1 { + trip =3D <&gpu_balanced_trip>; + cooling-device =3D <&throttle_light 1 1>; + }; + }; + }; + + pllx-thermal { + polling-delay-passive =3D <1000>; + polling-delay =3D <1000>; + + thermal-sensors =3D + <&soctherm TEGRA114_SOCTHERM_SENSOR_PLLX>; + + trips { + pllx-shutdown-trip { + temperature =3D <102000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + + pllx_throttle_trip: pllx-throttle-trip { + temperature =3D <100000>; + hysteresis =3D <1000>; + type =3D "hot"; + }; + + pllx_balanced_trip: pllx-balanced-trip { + temperature =3D <90000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + + cooling-maps { + /* + * There are currently no cooling maps, + * because there are no cooling devices. + */ + }; + }; + }; + timer { compatible =3D "arm,armv7-timer"; interrupts =3D --=20 2.48.1