From nobody Sat Oct 4 05:01:30 2025 Received: from bali.collaboradmins.com (bali.collaboradmins.com [148.251.105.195]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9DA7525B31D; Wed, 20 Aug 2025 17:41:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=148.251.105.195 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755711666; cv=none; b=hwrmJuGV4Y0xqPoVqhxvVT/W1nYMYF/c1F2+sfu2QNqfxyzkV1BL7WaDKOe1HYYVHBp/d3ubBVkt2UFjdaNp6KuL4mwdvg8V4eo8c9DjRGcFC/DMnyj+htljlii9ROURukxb3dd7qMlWGN9NzZ2sESjRY2WmYAXCTSBOt1s+msU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755711666; c=relaxed/simple; bh=CXhcwvZlSopAbL/fzdt9Z5pqnhV9bGyubMCozha3/tk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=OQX1JvFR/v5m+2hvXDS8OEfW9YnBfJjZPoqeYXYzt04FlMlWOGCWUxR1QMMnaQkIoaxnmNPgXW1Jl00sDL/Dwvuiwzcl5trQSfBwSt0KSLeHrvyYrj3/yBhMMaZsGjUpUFAmcbiH1/fbEXRWAPFGNvy/a7+5rfUeHdwmrLnFQ8Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=collabora.com; spf=pass smtp.mailfrom=collabora.com; dkim=pass (2048-bit key) header.d=collabora.com header.i=@collabora.com header.b=QLp6YNsV; arc=none smtp.client-ip=148.251.105.195 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=collabora.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=collabora.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=collabora.com header.i=@collabora.com header.b="QLp6YNsV" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=collabora.com; s=mail; t=1755711657; bh=CXhcwvZlSopAbL/fzdt9Z5pqnhV9bGyubMCozha3/tk=; h=From:Date:Subject:References:In-Reply-To:To:Cc:From; b=QLp6YNsVbhv+tfZ/N25WieK+Bp9PyQTTAE80dGT39VbbOAyU8qiiedyx5a4xfuRzY cZpTHY3Zr+FvbCaDnCzrnYKajqesngTurxw/Nf5Ff3stYlTxzKmoRlPyLv1r5bbgjs 6tf+lkbxZsU73m893B5KZNFVnawWxuDGtb2VAb0CQYyoc8kfqK74J1FdWqkyJ/ouxG ZQM1bGSqxj7MOD5dToSWxxnKQiEcUeplF5jbCCKzGuEev4HaEQlKz4SJl3qKNu0+ZM E8d7Mz8rMLkbi4NBZi4r4zKtu0HnfmIs4cyB928umXiwB6/8ZlS7iMVH7gEUPVto6m HJOk6eKUjWN/Q== Received: from jupiter.universe (dyndsl-091-248-213-114.ewe-ip-backbone.de [91.248.213.114]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits)) (No client certificate requested) (Authenticated sender: sre) by bali.collaboradmins.com (Postfix) with ESMTPSA id 016B017E12FF; Wed, 20 Aug 2025 19:40:57 +0200 (CEST) Received: by jupiter.universe (Postfix, from userid 1000) id A4BD8480041; Wed, 20 Aug 2025 19:40:56 +0200 (CEST) From: Sebastian Reichel Date: Wed, 20 Aug 2025 19:40:47 +0200 Subject: [PATCH v2 1/3] thermal: rockchip: unify struct rockchip_tsadc_chip format Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250820-thermal-rockchip-grf-warning-v2-1-c7e2d35017b8@kernel.org> References: <20250820-thermal-rockchip-grf-warning-v2-0-c7e2d35017b8@kernel.org> In-Reply-To: <20250820-thermal-rockchip-grf-warning-v2-0-c7e2d35017b8@kernel.org> To: "Rafael J. Wysocki" , Daniel Lezcano , Zhang Rui , Lukasz Luba , Heiko Stuebner , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Robin Murphy , Diederik de Haas , linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, kernel@collabora.com, Sebastian Reichel X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=7215; i=sre@kernel.org; h=from:subject:message-id; bh=CXhcwvZlSopAbL/fzdt9Z5pqnhV9bGyubMCozha3/tk=; b=owJ4nAFtApL9kA0DAAoB2O7X88g7+poByyZiAGimCKgHMa7MUGksYzbMAXCgjqNcDH/x+phfq flZ+YuS9XSWQ4kCMwQAAQoAHRYhBO9mDQdGP4tyanlUE9ju1/PIO/qaBQJopgioAAoJENju1/PI O/qaTe4QAJyLFIErw0hULWNuAzcMfVyHGfNvHkyPeZLYmoNOKRKJiTFMIF2U4FRsxbK2av08daT A0OtTykG9BYRAZMAoSFO1DNY7MdeGQ68D1l/ILiWFRXHG9qOjudrZCDWyt+8HzFukj30Z5CDxwl ZfpY5+EH9yXVIhhDMutG1RyRZnwjjgd95Y1LsKbVvpDvn86dM6wrwBP+DrE24qgtEL3XQkrrQBO SLfmSzTKnXKOwjPBetV3t6gN+MXcIFO74yJ8/iHYwpUwTf59ljczcy1mTT4kiAlLI3dZgmQ6Vvm ajcAd7bAYMiNkr72GnYD8PLrz9snpNvxCJLb7HS7UA/+8ONxcZtge0+E0QsuHz176xgmzdkoE7d 362labJ3YeSJdL9uhZUo9l2zA6fZU7QvDKzrxTIFvFyp/+vlAgbXRoFmVSfa3mg63HBEp7sq7Vf +jDe3XvlCQlOPrD0t/mv4DlnWAwLSr+pa26sYzLhPrsoAGMO3LBn3AzQXSf8m9QGVZS4CBQtK6N spEBWvLQUfgkR8cqat1fon/3ET/Q+K5DHJshvShJxFNWRfVi3zQoemwc4QFrMt2EHShV8HHZ5AO GMHX1nWXjvtpWm2qCnabosr0BtV0BDPxvL6DymkxrHGbszVHbNoXPK2ELaK/oPtJRdFPYV/G7cA ajXSK7xc2tdbiCqng3nw1Og== X-Developer-Key: i=sre@kernel.org; a=openpgp; fpr=EF660D07463F8B726A795413D8EED7F3C83BFA9A Unify all chip descriptions to the version without any empty lines. Suggested-by: Heiko Stuebner Signed-off-by: Sebastian Reichel Reviewed-by: Dragan Simic --- drivers/thermal/rockchip_thermal.c | 27 --------------------------- 1 file changed, 27 deletions(-) diff --git a/drivers/thermal/rockchip_thermal.c b/drivers/thermal/rockchip_= thermal.c index 3beff9b6fac3abe8948b56132b618ff1bed57217..7b18a705dfade6fa7318b28c2b5= 7544a4446c1cc 100644 --- a/drivers/thermal/rockchip_thermal.c +++ b/drivers/thermal/rockchip_thermal.c @@ -1098,10 +1098,8 @@ static const struct rockchip_tsadc_chip px30_tsadc_d= ata =3D { /* cpu, gpu */ .chn_offset =3D 0, .chn_num =3D 2, /* 2 channels for tsadc */ - .tshut_mode =3D TSHUT_MODE_CRU, /* default TSHUT via CRU */ .tshut_temp =3D 95000, - .initialize =3D rk_tsadcv4_initialize, .irq_ack =3D rk_tsadcv3_irq_ack, .control =3D rk_tsadcv3_control, @@ -1109,7 +1107,6 @@ static const struct rockchip_tsadc_chip px30_tsadc_da= ta =3D { .set_alarm_temp =3D rk_tsadcv2_alarm_temp, .set_tshut_temp =3D rk_tsadcv2_tshut_temp, .set_tshut_mode =3D rk_tsadcv2_tshut_mode, - .table =3D { .id =3D rk3328_code_table, .length =3D ARRAY_SIZE(rk3328_code_table), @@ -1122,11 +1119,9 @@ static const struct rockchip_tsadc_chip rv1108_tsadc= _data =3D { /* cpu */ .chn_offset =3D 0, .chn_num =3D 1, /* one channel for tsadc */ - .tshut_mode =3D TSHUT_MODE_GPIO, /* default TSHUT via GPIO give PMIC */ .tshut_polarity =3D TSHUT_LOW_ACTIVE, /* default TSHUT LOW ACTIVE */ .tshut_temp =3D 95000, - .initialize =3D rk_tsadcv2_initialize, .irq_ack =3D rk_tsadcv3_irq_ack, .control =3D rk_tsadcv3_control, @@ -1134,7 +1129,6 @@ static const struct rockchip_tsadc_chip rv1108_tsadc_= data =3D { .set_alarm_temp =3D rk_tsadcv2_alarm_temp, .set_tshut_temp =3D rk_tsadcv2_tshut_temp, .set_tshut_mode =3D rk_tsadcv2_tshut_mode, - .table =3D { .id =3D rv1108_table, .length =3D ARRAY_SIZE(rv1108_table), @@ -1147,11 +1141,9 @@ static const struct rockchip_tsadc_chip rk3228_tsadc= _data =3D { /* cpu */ .chn_offset =3D 0, .chn_num =3D 1, /* one channel for tsadc */ - .tshut_mode =3D TSHUT_MODE_GPIO, /* default TSHUT via GPIO give PMIC */ .tshut_polarity =3D TSHUT_LOW_ACTIVE, /* default TSHUT LOW ACTIVE */ .tshut_temp =3D 95000, - .initialize =3D rk_tsadcv2_initialize, .irq_ack =3D rk_tsadcv3_irq_ack, .control =3D rk_tsadcv3_control, @@ -1159,7 +1151,6 @@ static const struct rockchip_tsadc_chip rk3228_tsadc_= data =3D { .set_alarm_temp =3D rk_tsadcv2_alarm_temp, .set_tshut_temp =3D rk_tsadcv2_tshut_temp, .set_tshut_mode =3D rk_tsadcv2_tshut_mode, - .table =3D { .id =3D rk3228_code_table, .length =3D ARRAY_SIZE(rk3228_code_table), @@ -1172,11 +1163,9 @@ static const struct rockchip_tsadc_chip rk3288_tsadc= _data =3D { /* cpu, gpu */ .chn_offset =3D 1, .chn_num =3D 2, /* two channels for tsadc */ - .tshut_mode =3D TSHUT_MODE_GPIO, /* default TSHUT via GPIO give PMIC */ .tshut_polarity =3D TSHUT_LOW_ACTIVE, /* default TSHUT LOW ACTIVE */ .tshut_temp =3D 95000, - .initialize =3D rk_tsadcv2_initialize, .irq_ack =3D rk_tsadcv2_irq_ack, .control =3D rk_tsadcv2_control, @@ -1184,7 +1173,6 @@ static const struct rockchip_tsadc_chip rk3288_tsadc_= data =3D { .set_alarm_temp =3D rk_tsadcv2_alarm_temp, .set_tshut_temp =3D rk_tsadcv2_tshut_temp, .set_tshut_mode =3D rk_tsadcv2_tshut_mode, - .table =3D { .id =3D rk3288_code_table, .length =3D ARRAY_SIZE(rk3288_code_table), @@ -1197,10 +1185,8 @@ static const struct rockchip_tsadc_chip rk3328_tsadc= _data =3D { /* cpu */ .chn_offset =3D 0, .chn_num =3D 1, /* one channels for tsadc */ - .tshut_mode =3D TSHUT_MODE_CRU, /* default TSHUT via CRU */ .tshut_temp =3D 95000, - .initialize =3D rk_tsadcv2_initialize, .irq_ack =3D rk_tsadcv3_irq_ack, .control =3D rk_tsadcv3_control, @@ -1208,7 +1194,6 @@ static const struct rockchip_tsadc_chip rk3328_tsadc_= data =3D { .set_alarm_temp =3D rk_tsadcv2_alarm_temp, .set_tshut_temp =3D rk_tsadcv2_tshut_temp, .set_tshut_mode =3D rk_tsadcv2_tshut_mode, - .table =3D { .id =3D rk3328_code_table, .length =3D ARRAY_SIZE(rk3328_code_table), @@ -1221,11 +1206,9 @@ static const struct rockchip_tsadc_chip rk3366_tsadc= _data =3D { /* cpu, gpu */ .chn_offset =3D 0, .chn_num =3D 2, /* two channels for tsadc */ - .tshut_mode =3D TSHUT_MODE_GPIO, /* default TSHUT via GPIO give PMIC */ .tshut_polarity =3D TSHUT_LOW_ACTIVE, /* default TSHUT LOW ACTIVE */ .tshut_temp =3D 95000, - .initialize =3D rk_tsadcv3_initialize, .irq_ack =3D rk_tsadcv3_irq_ack, .control =3D rk_tsadcv3_control, @@ -1233,7 +1216,6 @@ static const struct rockchip_tsadc_chip rk3366_tsadc_= data =3D { .set_alarm_temp =3D rk_tsadcv2_alarm_temp, .set_tshut_temp =3D rk_tsadcv2_tshut_temp, .set_tshut_mode =3D rk_tsadcv2_tshut_mode, - .table =3D { .id =3D rk3228_code_table, .length =3D ARRAY_SIZE(rk3228_code_table), @@ -1246,11 +1228,9 @@ static const struct rockchip_tsadc_chip rk3368_tsadc= _data =3D { /* cpu, gpu */ .chn_offset =3D 0, .chn_num =3D 2, /* two channels for tsadc */ - .tshut_mode =3D TSHUT_MODE_GPIO, /* default TSHUT via GPIO give PMIC */ .tshut_polarity =3D TSHUT_LOW_ACTIVE, /* default TSHUT LOW ACTIVE */ .tshut_temp =3D 95000, - .initialize =3D rk_tsadcv2_initialize, .irq_ack =3D rk_tsadcv2_irq_ack, .control =3D rk_tsadcv2_control, @@ -1258,7 +1238,6 @@ static const struct rockchip_tsadc_chip rk3368_tsadc_= data =3D { .set_alarm_temp =3D rk_tsadcv2_alarm_temp, .set_tshut_temp =3D rk_tsadcv2_tshut_temp, .set_tshut_mode =3D rk_tsadcv2_tshut_mode, - .table =3D { .id =3D rk3368_code_table, .length =3D ARRAY_SIZE(rk3368_code_table), @@ -1271,11 +1250,9 @@ static const struct rockchip_tsadc_chip rk3399_tsadc= _data =3D { /* cpu, gpu */ .chn_offset =3D 0, .chn_num =3D 2, /* two channels for tsadc */ - .tshut_mode =3D TSHUT_MODE_GPIO, /* default TSHUT via GPIO give PMIC */ .tshut_polarity =3D TSHUT_LOW_ACTIVE, /* default TSHUT LOW ACTIVE */ .tshut_temp =3D 95000, - .initialize =3D rk_tsadcv3_initialize, .irq_ack =3D rk_tsadcv3_irq_ack, .control =3D rk_tsadcv3_control, @@ -1283,7 +1260,6 @@ static const struct rockchip_tsadc_chip rk3399_tsadc_= data =3D { .set_alarm_temp =3D rk_tsadcv2_alarm_temp, .set_tshut_temp =3D rk_tsadcv2_tshut_temp, .set_tshut_mode =3D rk_tsadcv2_tshut_mode, - .table =3D { .id =3D rk3399_code_table, .length =3D ARRAY_SIZE(rk3399_code_table), @@ -1296,11 +1272,9 @@ static const struct rockchip_tsadc_chip rk3568_tsadc= _data =3D { /* cpu, gpu */ .chn_offset =3D 0, .chn_num =3D 2, /* two channels for tsadc */ - .tshut_mode =3D TSHUT_MODE_GPIO, /* default TSHUT via GPIO give PMIC */ .tshut_polarity =3D TSHUT_LOW_ACTIVE, /* default TSHUT LOW ACTIVE */ .tshut_temp =3D 95000, - .initialize =3D rk_tsadcv7_initialize, .irq_ack =3D rk_tsadcv3_irq_ack, .control =3D rk_tsadcv3_control, @@ -1308,7 +1282,6 @@ static const struct rockchip_tsadc_chip rk3568_tsadc_= data =3D { .set_alarm_temp =3D rk_tsadcv2_alarm_temp, .set_tshut_temp =3D rk_tsadcv2_tshut_temp, .set_tshut_mode =3D rk_tsadcv2_tshut_mode, - .table =3D { .id =3D rk3568_code_table, .length =3D ARRAY_SIZE(rk3568_code_table), --=20 2.50.1