From nobody Sat Oct 4 05:02:38 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 80C7D1FC0E2; Tue, 19 Aug 2025 22:28:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755642530; cv=none; b=U/tI6WldtndvQgjHw552ZtU99Jft/vY7/RP2sgmMT1xMz19ehNhYf76CEzwkN5Jn7h/AOrhzSxuED67o1OtaHmGpbjdLqrgIypWnIYZL23aUb02Qd5xj0Kgak4NnY0hIUixmacTtSBm2aHNyxn5TJBIezM/10T1LfKfwwB7BAc0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755642530; c=relaxed/simple; bh=qYymE66dI4N1eVKFc070wvFuueYW4HmLpshSQcxcyjo=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=TXWlGB9UmaXf7WqMAUOSpAnIKr/Kz24ZSu5rhE3h6DyuiVEPVajYWKubdOmVWAos/02zI6OFeaDDUh6sHQ1dgDdAWJZUoxuGTlIaSZ+tpNNZ5smIrDdJUTgKyFRtBAlxF44q61FB/uhlQgWXhkB6MHiIN5zThrokJqnoXQ58D4Q= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=EKDWa+gn; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="EKDWa+gn" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57JL0uEe030303; Tue, 19 Aug 2025 22:28:42 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= +NWe03C1skFW2diqkMED/B2sh4aY4DN5Sx/RZ9pwOfM=; b=EKDWa+gny5dDfEvm wXFTIUtFLqhAlbGDXPUrDd95NPEvzfkOO/0zJ7/vVwQACWeTjsfbvHCnrHbG52gt p8iH3IFlBOKb30aIGmrso0Xqpr3NExMJOIbHJqpShF/YW16kHG7M0KzMck1efk+B xTw63pVjr7ATV1EQs+W5OnPm0gWbsczp+SktYPT6SCWnPhxP3ptcj/eJ5Ps4AGkr VkiHDliEV9t6gh5MVRhkpCaQfC5rXd2suYFgUxRI2b5+olUORtrm3HtbyCQsgdYb B5HU4005NG55QspBRXSkHEySDDGIbu2GQdbrPp30bMe+/kr3sBcmPb0VfqrYzoFK +oVSRw== Received: from apblrppmta02.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.18.19]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48n0tdr51p-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 19 Aug 2025 22:28:41 +0000 (GMT) Received: from pps.filterd (APBLRPPMTA02.qualcomm.com [127.0.0.1]) by APBLRPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTP id 57JMScDW008406; Tue, 19 Aug 2025 22:28:38 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APBLRPPMTA02.qualcomm.com (PPS) with ESMTP id 48jk2krc2p-1; Tue, 19 Aug 2025 22:28:38 +0000 Received: from APBLRPPMTA02.qualcomm.com (APBLRPPMTA02.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 57JMScsa008398; Tue, 19 Aug 2025 22:28:38 GMT Received: from hu-maiyas-hyd.qualcomm.com (hu-nitirawa-hyd.qualcomm.com [10.213.109.152]) by APBLRPPMTA02.qualcomm.com (PPS) with ESMTP id 57JMScse008397; Tue, 19 Aug 2025 22:28:38 +0000 Received: by hu-maiyas-hyd.qualcomm.com (Postfix, from userid 2342877) id 68CDF57363A; Wed, 20 Aug 2025 03:58:37 +0530 (+0530) From: Nitin Rawat To: vkoul@kernel.org, kishon@kernel.org, mani@kernel.org, dmitry.baryshkov@oss.qualcomm.com, andersson@kernel.org, konradybcio@kernel.org Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, linux-kernel@vger.kernel.org, Nitin Rawat Subject: [PATCH V3 1/2] phy: qcom-qmp-ufs: Add regulator load voting for UFS QMP PHY Date: Wed, 20 Aug 2025 03:58:25 +0530 Message-ID: <20250819222832.8471-2-quic_nitirawa@quicinc.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250819222832.8471-1-quic_nitirawa@quicinc.com> References: <20250819222832.8471-1-quic_nitirawa@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Authority-Analysis: v=2.4 cv=a4RpNUSF c=1 sm=1 tr=0 ts=68a4fa99 cx=c_pps a=Ou0eQOY4+eZoSc0qltEV5Q==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=COk6AnOGAAAA:8 a=tKL6smffEGmnvWNMxd4A:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10 a=TjNXssC_j7lpFel5tvFf:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-ORIG-GUID: gzTP3cwMlR_9qgy6VEpk6PJEn4r5FBuO X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODE5MDE5NiBTYWx0ZWRfX1pEEIJ5tJWlw ql51eXwWy53sq1i6xDxYQuV0ArEvQNdE08Kfs27uPyLuk/ByJy4P/DIIMtjFjH2UQqu8jEx7eiJ dF+Ky1xNDXwf7v6VksyWBxtb0iM671OOPS/F822rj3l3rFRY+yPSVEoTElJ6E4rLHHw74BrWKfD YP5KpjLhoMB6qZ2ZGyF7DKEczsRrs8G9eK61TzoYT433sCQLYt/zmlK1oFM85YS9lw0XTfo6dQD QkK1MuahdlqWUepKKWsi4qLNA9i8qB9M7DYUfhV3zmE1yeJV3eQ7qDkBgt9s8KyVuO9AuJOzva1 si7J+kwgL9KYmIatncHSkVaMC6eOKH6vXTemFOhGrG3vwY0j08R0vHw0BgHAvBIbf7GDFlDxqT0 eJzO1W9mQJb4mPMINYutfC3BIcK5/Q== X-Proofpoint-GUID: gzTP3cwMlR_9qgy6VEpk6PJEn4r5FBuO X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-19_03,2025-08-14_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 spamscore=0 impostorscore=0 bulkscore=0 adultscore=0 priorityscore=1501 clxscore=1015 phishscore=0 lowpriorityscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2508110000 definitions=main-2508190196 On certain SoCs, power regulators are shared between the QMP UFS PHY and other IP blocks. To ensure proper operation, the regulator framework must be informed of the UFS PHY's load requirements. This is essential because the regulator's operating mode=E2=80=94whether Low Power or High Power=E2=80=94depends on the maximum expected load at any giv= en time, which the regulator driver needs to manage accordingly. To support this, replace devm_regulator_bulk_get() with devm_regulator_bulk_get_const() and inline the qmp_ufs_vreg_init() function. additionally replace the array of regulator names with a bulk regulator data structure, and utilize the init_load_uA field provided by the regulator framework. This ensures that regulator_set_load() is automatically invoked before the first enable operation. Signed-off-by: Nitin Rawat Reviewed-by: Dmitry Baryshkov Reviewed-by: Manivannan Sadhasivam --- drivers/phy/qualcomm/phy-qcom-qmp-ufs.c | 29 +++++++------------------ 1 file changed, 8 insertions(+), 21 deletions(-) diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-ufs.c b/drivers/phy/qualcomm= /phy-qcom-qmp-ufs.c index 9c69c77d10c8..aaa88ca0ef07 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp-ufs.c +++ b/drivers/phy/qualcomm/phy-qcom-qmp-ufs.c @@ -1107,7 +1107,7 @@ struct qmp_phy_cfg { const struct qmp_phy_cfg_tbls tbls_hs_overlay[NUM_OVERLAY]; /* regulators to be requested */ - const char * const *vreg_list; + const struct regulator_bulk_data *vreg_list; int num_vregs; /* array of registers with different offsets */ @@ -1164,9 +1164,10 @@ static inline void qphy_clrbits(void __iomem *base, = u32 offset, u32 val) readl(base + offset); } -/* list of regulators */ -static const char * const qmp_phy_vreg_l[] =3D { - "vdda-phy", "vdda-pll", +/* Default regulator bulk data (no load used) */ +static const struct regulator_bulk_data qmp_phy_vreg_l[] =3D { + { .supply =3D "vdda-phy" }, + { .supply =3D "vdda-pll" }, }; static const struct qmp_ufs_offsets qmp_ufs_offsets =3D { @@ -1890,22 +1891,6 @@ static const struct phy_ops qcom_qmp_ufs_phy_ops =3D= { .owner =3D THIS_MODULE, }; -static int qmp_ufs_vreg_init(struct qmp_ufs *qmp) -{ - const struct qmp_phy_cfg *cfg =3D qmp->cfg; - struct device *dev =3D qmp->dev; - int num =3D cfg->num_vregs; - int i; - - qmp->vregs =3D devm_kcalloc(dev, num, sizeof(*qmp->vregs), GFP_KERNEL); - if (!qmp->vregs) - return -ENOMEM; - - for (i =3D 0; i < num; i++) - qmp->vregs[i].supply =3D cfg->vreg_list[i]; - - return devm_regulator_bulk_get(dev, num, qmp->vregs); -} static int qmp_ufs_clk_init(struct qmp_ufs *qmp) { @@ -2068,7 +2053,9 @@ static int qmp_ufs_probe(struct platform_device *pdev) if (ret) return ret; - ret =3D qmp_ufs_vreg_init(qmp); + ret =3D devm_regulator_bulk_get_const(dev, qmp->cfg->num_vregs, + qmp->cfg->vreg_list, + &qmp->vregs); if (ret) return ret; -- 2.48.1 From nobody Sat Oct 4 05:02:38 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F08733054D6; Tue, 19 Aug 2025 22:28:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755642531; cv=none; b=kYRPi+RIPkJMGpOCRcwn+UNj5S69oTLZLWv2ljJdmZ0PSAqcmyMRhbg9vBZRhHupe4GFduKUMM3JXlLVdz6hMxCZEkXD+mdhHDGsYsvuwXZOkmgCSCNGWsGfK7wlBDiO2p/+/TbsP3Cmz3s88gG5LOKSMsW71x2y9GzwpE+gmFU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755642531; c=relaxed/simple; bh=SzvTPmMh4aFidcTrXHGlz2zz3mH+73BpfwSnuz3eAx0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=g1wQ+qO4FGhO2/c16/NXyZCdXL1BaDopEhcxwErqtTuDQyKb660iCNmnnEVokvk8jyStBnnYs7baw8xX+L5Z1rXEvc2Lh+X0lcScJOPMBJsjHf/QcLwDR6eaxRQXdJRhtajL36JNoP0CF0vxeOv6rvFI7n5Y1N7NBoxch5byT3M= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=ifQcTk+q; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="ifQcTk+q" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57JL0n4B019887; Tue, 19 Aug 2025 22:28:45 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=F4g4hJVyCga T0NWqd+mzu8w6ltV8Ntq8oT4T34bvpWI=; b=ifQcTk+qmSHYXCYoEV2hQMfZmjX XThpSk4amvDUTK+lhn6dKpm/ISEqh04irZiwD/iN0hS7AHiiLDFQnQ4N+Q/lR4sR QCPx665ojV2jWVLhcl/Xr8OG1xOVz50+bxkXKuNGCSvigiUBeIVHF7JVW7ydeJqo 6NhMxuWegeoee3Jy+DOG/et1UAvbG6p/glC8O6Y7i98k8iYanwU42qZnbhqneRgq 0YKAG6cbKlGu2lF04P8uaCnl7B+SABMrPEj064SZOVVtAmEluL/PzOH7i93bSwMq thgoD83aZ6elwqy1/T/s3aRDmAtys6CvnZay++xHPNGHI5RKQTLDLVBYg8A== Received: from apblrppmta02.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.18.19]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48n0tfg53x-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 19 Aug 2025 22:28:44 +0000 (GMT) Received: from pps.filterd (APBLRPPMTA02.qualcomm.com [127.0.0.1]) by APBLRPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTP id 57JMSca5008405; Tue, 19 Aug 2025 22:28:41 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APBLRPPMTA02.qualcomm.com (PPS) with ESMTP id 48jk2krc32-1; Tue, 19 Aug 2025 22:28:41 +0000 Received: from APBLRPPMTA02.qualcomm.com (APBLRPPMTA02.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 57JMPC4I005595; Tue, 19 Aug 2025 22:28:41 GMT Received: from hu-maiyas-hyd.qualcomm.com (hu-nitirawa-hyd.qualcomm.com [10.213.109.152]) by APBLRPPMTA02.qualcomm.com (PPS) with ESMTP id 57JMSfdk008442; Tue, 19 Aug 2025 22:28:41 +0000 Received: by hu-maiyas-hyd.qualcomm.com (Postfix, from userid 2342877) id 4894C57363A; Wed, 20 Aug 2025 03:58:40 +0530 (+0530) From: Nitin Rawat To: vkoul@kernel.org, kishon@kernel.org, mani@kernel.org, dmitry.baryshkov@oss.qualcomm.com, andersson@kernel.org, konradybcio@kernel.org Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, linux-kernel@vger.kernel.org, Nitin Rawat Subject: [PATCH V3 2/2] phy: qcom-qmp-ufs: Add regulator loads for SM8650 and SM8750 Date: Wed, 20 Aug 2025 03:58:26 +0530 Message-ID: <20250819222832.8471-3-quic_nitirawa@quicinc.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250819222832.8471-1-quic_nitirawa@quicinc.com> References: <20250819222832.8471-1-quic_nitirawa@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Authority-Analysis: v=2.4 cv=EuuLbScA c=1 sm=1 tr=0 ts=68a4fa9c cx=c_pps a=Ou0eQOY4+eZoSc0qltEV5Q==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=2OwXVqhp2XgA:10 a=COk6AnOGAAAA:8 a=fbOlTRz00Y4wHkv9588A:9 a=TjNXssC_j7lpFel5tvFf:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-GUID: ofIR_URkZXY7s_ouTiPJ7jO8N0ZfUCY2 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODE5MDE5NiBTYWx0ZWRfXwYA3z8uybEZ9 QRKm2lYmujWSiG1R4zGyKXMCYEawEx4eCJ0xpYRBO+5ygLfGWZP1shtAzG307OGUYZskr0uIBEZ dT0aSSXxbEwKlvCidvVPpSVpi7ty419TgR6zEND9VIl3no8qXFsHuLE4KjnniVAgOXrIIzYdJDR W2PDiHUEHVnEIO8zY3dISTZkma3htpdgnGvm3eAUc/IQvUOwokeLNZffhZsrUVsJLR0VEd8dJxu abiLY+UM6qWmgj9y4XKb/s7ZN5DSSQwm/u7lyuUXlyYqqXjMbQ090pQ2DInuZcLFCwsUJLTO01D E1vyPMAx62SaJWNvUKj+ZXzYF/1EzJFGrVaBDNEMlWlTU6iHZ99mQn6ORG2VLAFwx0fnyAkWn60 9UK2yBr4Gj3xVeQcg7TQF21zBAdAPw== X-Proofpoint-ORIG-GUID: ofIR_URkZXY7s_ouTiPJ7jO8N0ZfUCY2 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-19_03,2025-08-14_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 malwarescore=0 clxscore=1015 priorityscore=1501 spamscore=0 phishscore=0 suspectscore=0 lowpriorityscore=0 bulkscore=0 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2508110000 definitions=main-2508190196 Content-Type: text/plain; charset="utf-8" Add regulator load voting support for SM8650 and SM8750 platforms by introducing dedicated regulator bulk data arrays with their load values. The load requirements are: - SM8650: vdda-phy (205mA), vdda-pll (17.5mA) - SM8750: vdda-phy (213mA), vdda-pll (18.3mA) This ensures stable operation and proper power management for these platforms where regulators are shared between the QMP USB PHY and other IP blocks by setting appropriate regulator load currents during PHY operations. Configurations without specific load requirements will continue to work unchanged, as init_load_uA remains zero-initialized when .init_load_uA is not provided. Signed-off-by: Nitin Rawat Reviewed-by: Manivannan Sadhasivam --- drivers/phy/qualcomm/phy-qcom-qmp-ufs.c | 19 +++++++++++++++---- 1 file changed, 15 insertions(+), 4 deletions(-) diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-ufs.c b/drivers/phy/qualcomm= /phy-qcom-qmp-ufs.c index aaa88ca0ef07..1c3ce0fa6adf 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp-ufs.c +++ b/drivers/phy/qualcomm/phy-qcom-qmp-ufs.c @@ -1170,6 +1170,17 @@ static const struct regulator_bulk_data qmp_phy_vreg= _l[] =3D { { .supply =3D "vdda-pll" }, }; +/* Regulator bulk data with load values for specific configurations */ +static const struct regulator_bulk_data sm8650_ufsphy_vreg_l[] =3D { + { .supply =3D "vdda-phy", .init_load_uA =3D 205000 }, + { .supply =3D "vdda-pll", .init_load_uA =3D 17500 }, +}; + +static const struct regulator_bulk_data sm8750_ufsphy_vreg_l[] =3D { + { .supply =3D "vdda-phy", .init_load_uA =3D 213000 }, + { .supply =3D "vdda-pll", .init_load_uA =3D 18300 }, +}; + static const struct qmp_ufs_offsets qmp_ufs_offsets =3D { .serdes =3D 0, .pcs =3D 0xc00, @@ -1638,8 +1649,8 @@ static const struct qmp_phy_cfg sm8650_ufsphy_cfg =3D= { .max_gear =3D UFS_HS_G5, }, - .vreg_list =3D qmp_phy_vreg_l, - .num_vregs =3D ARRAY_SIZE(qmp_phy_vreg_l), + .vreg_list =3D sm8650_ufsphy_vreg_l, + .num_vregs =3D ARRAY_SIZE(sm8650_ufsphy_vreg_l), .regs =3D ufsphy_v6_regs_layout, }; @@ -1676,8 +1687,8 @@ static const struct qmp_phy_cfg sm8750_ufsphy_cfg =3D= { .max_gear =3D UFS_HS_G5, }, - .vreg_list =3D qmp_phy_vreg_l, - .num_vregs =3D ARRAY_SIZE(qmp_phy_vreg_l), + .vreg_list =3D sm8750_ufsphy_vreg_l, + .num_vregs =3D ARRAY_SIZE(sm8750_ufsphy_vreg_l), .regs =3D ufsphy_v6_regs_layout, }; -- 2.48.1