From nobody Sat Oct 4 08:13:29 2025 Received: from mail-ej1-f74.google.com (mail-ej1-f74.google.com [209.85.218.74]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4493B350843 for ; Tue, 19 Aug 2025 21:52:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.74 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755640356; cv=none; b=guof7T5LxM0rephTd2ey1eFCxvkjdwHP6V3WnbRDgZ6Hx0PKnSfdUPSKx+bop4mMFyxpw89tAVbEbYaZ8W2xElcYwOerbP9NokhAVvXLLCKVTFpG+KUgX39Z/IKIxY5X8PJNivl4syUbOc0pO8Chq5bZIUDXp1JYu47HFxcQzHk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755640356; c=relaxed/simple; bh=gY7xXY2zsrLp/8by2WZLyKzu8vPZW0iFJI4dE5BSgNE=; h=Date:In-Reply-To:Mime-Version:References:Message-ID:Subject:From: To:Cc:Content-Type; b=KreCWvRKBbKg356E9Nt8qGf0JQEO4X+Xy4AOCsDqc4Tw3yScCZbTGGPU+CbD0mqXNK7Ru2wXoqHFGhgN35jiZt4EJ3KfEhBxuDKa+8SHrMOtMHMkVu+UKIgXIU9uiDJ3gwyFl7fNwC3gPea8aMnz5HkX/x5InD27UzyYAttfpeE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=flex--smostafa.bounces.google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=W5+Bx7eD; arc=none smtp.client-ip=209.85.218.74 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=flex--smostafa.bounces.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="W5+Bx7eD" Received: by mail-ej1-f74.google.com with SMTP id a640c23a62f3a-afcb7a4132eso406015566b.3 for ; Tue, 19 Aug 2025 14:52:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20230601; t=1755640351; x=1756245151; darn=vger.kernel.org; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:from:to:cc:subject:date:message-id:reply-to; bh=aD+G81Z9oxnwqUIpqodF/OdO7i2K2AUH5qGZ1B3RDBI=; b=W5+Bx7eDxPSgfEttfRGNfHR/ZJdyKRqGT662sYEhVKIXh38yOjBQTLaIDCmoPgOza6 fTlHhqyBg0k+mep7j1Ort5bnavUwbMZi/WkVdLl3XxyzLfjFj28ZFBmOU8mCZT0RQ+Yl j2KGKutkNv4v3jDIWvAigBCbeK3iU54ZVyGeW2K5KX3wgEQb5IvG2EWrTwzgF2rDHMsH dfqjciRMVJ83Am6R1KfsZ95xEkQptq3yBAcGK17Dl506qo7SjHze4BMmUC0T4oSPezh+ 0+JsxY39aOzEKhgR2bvU29GPc4qXShw5fxPwMlji+N5xT+F1lDLU2qQbc2dP64Jr7FE7 vyKw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755640351; x=1756245151; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=aD+G81Z9oxnwqUIpqodF/OdO7i2K2AUH5qGZ1B3RDBI=; b=q1N1PcDGxl0eNxV+aAw9z4+maB37b90jvBMuUfOTkbh52q7eXvB1ioMsqeW8h5rRft /w+PEhXD89Gyl/ilIdBja9clJh46rtAprGiTuIG8pEKzH1qY3dmjinNSE32vyJawNmxx 2dqvT946HgMVAgo6xbMKqp41UxnQeudaRdXoJDpGeS7EjUuQHJBf3YKhxtI8wvpTLU5Y +X/qmM4vMx/4zKA4+dLCXDKmMmCT11y+iJZ2rJNHeRUgvwj72iPCXNLONuXrRWcc8WR4 yaF+PtXcGdhhnWkMYOV8Q7bD70sT9veQx5R9+GOQ6Nj4xrF6i8vjaefnXpcFrXdejowI c8yw== X-Gm-Message-State: AOJu0YzY4UzKQIcMVWKkoBwSVq8aYIfXnWu5wC+YMQqBzdQeIlYbhYOL gYcu9WezGKWbQmNAyE3uy49oW+TiJRjTyAcBq8rUfgpzB4NG3LQZgeNMGoLy/NbdSHaZUFK0lt3 7nZYtcWAX9GXSQaDh9+bZGvG5PJZP5VE360K+7/7RqtoE533B/37rPFjpwCs2JZTEUWwBTXAKN0 ntUCxyPEW2rryfuca6xWb1KN/wTBa5lhTzuPgTUWnd+ti6QmllBcaIvCc= X-Google-Smtp-Source: AGHT+IER6S3IHefQc1j2cX6131Dk1oXUA4oF1GAkycdxrs/phTvQWDjEc8Kuq1XUg+nr2Cpuhr0CZkidIrgNsA== X-Received: from ejcvh5.prod.google.com ([2002:a17:907:d385:b0:ae0:b29b:51a2]) (user=smostafa job=prod-delivery.src-stubby-dispatcher) by 2002:a17:906:8459:b0:af9:a2cb:f1a1 with SMTP id a640c23a62f3a-afdf01a8374mr29365866b.38.1755640351521; Tue, 19 Aug 2025 14:52:31 -0700 (PDT) Date: Tue, 19 Aug 2025 21:51:36 +0000 In-Reply-To: <20250819215156.2494305-1-smostafa@google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 References: <20250819215156.2494305-1-smostafa@google.com> X-Mailer: git-send-email 2.51.0.rc1.167.g924127e9c0-goog Message-ID: <20250819215156.2494305-9-smostafa@google.com> Subject: [PATCH v4 08/28] iommu/arm-smmu-v3: Move IDR parsing to common functions From: Mostafa Saleh To: linux-kernel@vger.kernel.org, kvmarm@lists.linux.dev, linux-arm-kernel@lists.infradead.org, iommu@lists.linux.dev Cc: maz@kernel.org, oliver.upton@linux.dev, joey.gouly@arm.com, suzuki.poulose@arm.com, yuzenghui@huawei.com, catalin.marinas@arm.com, will@kernel.org, robin.murphy@arm.com, jean-philippe@linaro.org, qperret@google.com, tabba@google.com, jgg@ziepe.ca, mark.rutland@arm.com, praan@google.com, Mostafa Saleh Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Move parsing of IDRs to functions so that it can be re-used from the hypervisor. Signed-off-by: Mostafa Saleh --- drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c | 112 +++----------------- drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h | 111 +++++++++++++++++++ 2 files changed, 126 insertions(+), 97 deletions(-) diff --git a/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c b/drivers/iommu/ar= m/arm-smmu-v3/arm-smmu-v3.c index 41820a9180f4..10ca07c6dbe9 100644 --- a/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c +++ b/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c @@ -4112,57 +4112,17 @@ static int arm_smmu_device_hw_probe(struct arm_smmu= _device *smmu) /* IDR0 */ reg =3D readl_relaxed(smmu->base + ARM_SMMU_IDR0); =20 - /* 2-level structures */ - if (FIELD_GET(IDR0_ST_LVL, reg) =3D=3D IDR0_ST_LVL_2LVL) - smmu->features |=3D ARM_SMMU_FEAT_2_LVL_STRTAB; - - if (reg & IDR0_CD2L) - smmu->features |=3D ARM_SMMU_FEAT_2_LVL_CDTAB; - - /* - * Translation table endianness. - * We currently require the same endianness as the CPU, but this - * could be changed later by adding a new IO_PGTABLE_QUIRK. - */ - switch (FIELD_GET(IDR0_TTENDIAN, reg)) { - case IDR0_TTENDIAN_MIXED: - smmu->features |=3D ARM_SMMU_FEAT_TT_LE | ARM_SMMU_FEAT_TT_BE; - break; -#ifdef __BIG_ENDIAN - case IDR0_TTENDIAN_BE: - smmu->features |=3D ARM_SMMU_FEAT_TT_BE; - break; -#else - case IDR0_TTENDIAN_LE: - smmu->features |=3D ARM_SMMU_FEAT_TT_LE; - break; -#endif - default: + smmu->features |=3D smmu_idr0_features(reg); + if (FIELD_GET(IDR0_TTENDIAN, reg) =3D=3D IDR0_TTENDIAN_RESERVED) { dev_err(smmu->dev, "unknown/unsupported TT endianness!\n"); return -ENXIO; } - - /* Boolean feature flags */ - if (IS_ENABLED(CONFIG_PCI_PRI) && reg & IDR0_PRI) - smmu->features |=3D ARM_SMMU_FEAT_PRI; - - if (IS_ENABLED(CONFIG_PCI_ATS) && reg & IDR0_ATS) - smmu->features |=3D ARM_SMMU_FEAT_ATS; - - if (reg & IDR0_SEV) - smmu->features |=3D ARM_SMMU_FEAT_SEV; - - if (reg & IDR0_MSI) { - smmu->features |=3D ARM_SMMU_FEAT_MSI; - if (coherent && !disable_msipolling) - smmu->options |=3D ARM_SMMU_OPT_MSIPOLL; - } - - if (reg & IDR0_HYP) { - smmu->features |=3D ARM_SMMU_FEAT_HYP; - if (cpus_have_cap(ARM64_HAS_VIRT_HOST_EXTN)) - smmu->features |=3D ARM_SMMU_FEAT_E2H; - } + if (coherent && !disable_msipolling && + smmu->features & ARM_SMMU_FEAT_MSI) + smmu->options |=3D ARM_SMMU_OPT_MSIPOLL; + if (smmu->features & ARM_SMMU_FEAT_HYP && + cpus_have_cap(ARM64_HAS_VIRT_HOST_EXTN)) + smmu->features |=3D ARM_SMMU_FEAT_E2H; =20 arm_smmu_get_httu(smmu, reg); =20 @@ -4174,21 +4134,7 @@ static int arm_smmu_device_hw_probe(struct arm_smmu_= device *smmu) dev_warn(smmu->dev, "IDR0.COHACC overridden by FW configuration (%s)\n", str_true_false(coherent)); =20 - switch (FIELD_GET(IDR0_STALL_MODEL, reg)) { - case IDR0_STALL_MODEL_FORCE: - smmu->features |=3D ARM_SMMU_FEAT_STALL_FORCE; - fallthrough; - case IDR0_STALL_MODEL_STALL: - smmu->features |=3D ARM_SMMU_FEAT_STALLS; - } - - if (reg & IDR0_S1P) - smmu->features |=3D ARM_SMMU_FEAT_TRANS_S1; - - if (reg & IDR0_S2P) - smmu->features |=3D ARM_SMMU_FEAT_TRANS_S2; - - if (!(reg & (IDR0_S1P | IDR0_S2P))) { + if (!(smmu->features & (ARM_SMMU_FEAT_TRANS_S1 | ARM_SMMU_FEAT_TRANS_S2))= ) { dev_err(smmu->dev, "no translation support!\n"); return -ENXIO; } @@ -4253,10 +4199,7 @@ static int arm_smmu_device_hw_probe(struct arm_smmu_= device *smmu) =20 /* IDR3 */ reg =3D readl_relaxed(smmu->base + ARM_SMMU_IDR3); - if (FIELD_GET(IDR3_RIL, reg)) - smmu->features |=3D ARM_SMMU_FEAT_RANGE_INV; - if (FIELD_GET(IDR3_FWB, reg)) - smmu->features |=3D ARM_SMMU_FEAT_S2FWB; + smmu->features |=3D smmu_idr3_features(reg); =20 /* IDR5 */ reg =3D readl_relaxed(smmu->base + ARM_SMMU_IDR5); @@ -4265,43 +4208,18 @@ static int arm_smmu_device_hw_probe(struct arm_smmu= _device *smmu) smmu->evtq.max_stalls =3D FIELD_GET(IDR5_STALL_MAX, reg); =20 /* Page sizes */ - if (reg & IDR5_GRAN64K) - smmu->pgsize_bitmap |=3D SZ_64K | SZ_512M; - if (reg & IDR5_GRAN16K) - smmu->pgsize_bitmap |=3D SZ_16K | SZ_32M; - if (reg & IDR5_GRAN4K) - smmu->pgsize_bitmap |=3D SZ_4K | SZ_2M | SZ_1G; + smmu->pgsize_bitmap =3D smmu_idr5_to_pgsize(reg); =20 /* Input address size */ if (FIELD_GET(IDR5_VAX, reg) =3D=3D IDR5_VAX_52_BIT) smmu->features |=3D ARM_SMMU_FEAT_VAX; =20 - /* Output address size */ - switch (FIELD_GET(IDR5_OAS, reg)) { - case IDR5_OAS_32_BIT: - smmu->oas =3D 32; - break; - case IDR5_OAS_36_BIT: - smmu->oas =3D 36; - break; - case IDR5_OAS_40_BIT: - smmu->oas =3D 40; - break; - case IDR5_OAS_42_BIT: - smmu->oas =3D 42; - break; - case IDR5_OAS_44_BIT: - smmu->oas =3D 44; - break; - case IDR5_OAS_52_BIT: - smmu->oas =3D 52; + smmu->oas =3D smmu_idr5_to_oas(reg); + if (smmu->oas =3D=3D 52) smmu->pgsize_bitmap |=3D 1ULL << 42; /* 4TB */ - break; - default: + else if (!smmu->oas) { dev_info(smmu->dev, - "unknown output address size. Truncating to 48-bit\n"); - fallthrough; - case IDR5_OAS_48_BIT: + "unknown output address size. Truncating to 48-bit\n"); smmu->oas =3D 48; } =20 diff --git a/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h b/drivers/iommu/ar= m/arm-smmu-v3/arm-smmu-v3.h index a222fb7ef2ec..8ffcc2e32474 100644 --- a/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h +++ b/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h @@ -26,6 +26,7 @@ struct arm_smmu_device; #define IDR0_STALL_MODEL_FORCE 2 #define IDR0_TTENDIAN GENMASK(22, 21) #define IDR0_TTENDIAN_MIXED 0 +#define IDR0_TTENDIAN_RESERVED 1 #define IDR0_TTENDIAN_LE 2 #define IDR0_TTENDIAN_BE 3 #define IDR0_CD2L (1 << 19) @@ -1042,6 +1043,116 @@ static inline void arm_smmu_write_strtab_l1_desc(st= ruct arm_smmu_strtab_l1 *dst, WRITE_ONCE(dst->l2ptr, cpu_to_le64(val)); } =20 +static inline u32 smmu_idr0_features(u32 reg) +{ + u32 features =3D 0; + + /* 2-level structures */ + if (FIELD_GET(IDR0_ST_LVL, reg) =3D=3D IDR0_ST_LVL_2LVL) + features |=3D ARM_SMMU_FEAT_2_LVL_STRTAB; + + if (reg & IDR0_CD2L) + features |=3D ARM_SMMU_FEAT_2_LVL_CDTAB; + + /* + * Translation table endianness. + * We currently require the same endianness as the CPU, but this + * could be changed later by adding a new IO_PGTABLE_QUIRK. + */ + switch (FIELD_GET(IDR0_TTENDIAN, reg)) { + case IDR0_TTENDIAN_MIXED: + features |=3D ARM_SMMU_FEAT_TT_LE | ARM_SMMU_FEAT_TT_BE; + break; +#ifdef __BIG_ENDIAN + case IDR0_TTENDIAN_BE: + features |=3D ARM_SMMU_FEAT_TT_BE; + break; +#else + case IDR0_TTENDIAN_LE: + features |=3D ARM_SMMU_FEAT_TT_LE; + break; +#endif + } + + /* Boolean feature flags */ + if (IS_ENABLED(CONFIG_PCI_PRI) && reg & IDR0_PRI) + features |=3D ARM_SMMU_FEAT_PRI; + + if (IS_ENABLED(CONFIG_PCI_ATS) && reg & IDR0_ATS) + features |=3D ARM_SMMU_FEAT_ATS; + + if (reg & IDR0_SEV) + features |=3D ARM_SMMU_FEAT_SEV; + + if (reg & IDR0_MSI) + features |=3D ARM_SMMU_FEAT_MSI; + + if (reg & IDR0_HYP) + features |=3D ARM_SMMU_FEAT_HYP; + + switch (FIELD_GET(IDR0_STALL_MODEL, reg)) { + case IDR0_STALL_MODEL_FORCE: + features |=3D ARM_SMMU_FEAT_STALL_FORCE; + fallthrough; + case IDR0_STALL_MODEL_STALL: + features |=3D ARM_SMMU_FEAT_STALLS; + } + + if (reg & IDR0_S1P) + features |=3D ARM_SMMU_FEAT_TRANS_S1; + + if (reg & IDR0_S2P) + features |=3D ARM_SMMU_FEAT_TRANS_S2; + + return features; +} + +static inline u32 smmu_idr3_features(u32 reg) +{ + u32 features =3D 0; + + if (FIELD_GET(IDR3_RIL, reg)) + features |=3D ARM_SMMU_FEAT_RANGE_INV; + if (FIELD_GET(IDR3_FWB, reg)) + features |=3D ARM_SMMU_FEAT_S2FWB; + + return features; +} + +static inline u32 smmu_idr5_to_oas(u32 reg) +{ + switch (FIELD_GET(IDR5_OAS, reg)) { + case IDR5_OAS_32_BIT: + return 32; + case IDR5_OAS_36_BIT: + return 36; + case IDR5_OAS_40_BIT: + return 40; + case IDR5_OAS_42_BIT: + return 42; + case IDR5_OAS_44_BIT: + return 44; + case IDR5_OAS_48_BIT: + return 48; + case IDR5_OAS_52_BIT: + return 52; + } + return 0; +} + +static inline unsigned long smmu_idr5_to_pgsize(u32 reg) +{ + unsigned long pgsize_bitmap =3D 0; + + if (reg & IDR5_GRAN64K) + pgsize_bitmap |=3D SZ_64K | SZ_512M; + if (reg & IDR5_GRAN16K) + pgsize_bitmap |=3D SZ_16K | SZ_32M; + if (reg & IDR5_GRAN4K) + pgsize_bitmap |=3D SZ_4K | SZ_2M | SZ_1G; + return pgsize_bitmap; +} + /** * arm_smmu_tlb_inv_build - Create a range invalidation command * @cmd: Base command initialized with OPCODE (S1, S2..), vmid and asid. --=20 2.51.0.rc1.167.g924127e9c0-goog