From nobody Sat Oct 4 08:06:44 2025 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D9D8F30FF2A for ; Tue, 19 Aug 2025 05:42:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755582141; cv=none; b=W5+fNkezwVyMk+0UDg/Quf8xEyeh1pK8CZLAMm0ff6Z1F+dsGkXGKHM9BcCFkx9jNBjljPulV3u50SQ2kPs2g265HR2BtbEzFUsqaOf3DwuE1VKo9mxArn5pGDhiwCdm3MvGRA1wx2IkXLH0cz1JBjqXFeG76fKgA3sCMHBSm0E= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755582141; c=relaxed/simple; bh=t28rDaWGzjDZuXhZQyfhA3GzdnP9Mw+dEqE0Qk+DERI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ISyF+NNGctT5oX9sR61kivI5ZrrThlNSUioco0lXVOI+FslBH0f46mWzK/Hc4HLRmxwrUYasKdncwPGxdPa+6xRzYw/qaEg7vFt8P2NRBw4Uh3MGqAXMBwjMK+DWyiaj96AME66VBBQ8bE1DGbeWduBxtye8aNaoOPdPSc6fSyU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=Oe0prtvr; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="Oe0prtvr" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-45a286135c8so11357375e9.0 for ; Mon, 18 Aug 2025 22:42:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1755582138; x=1756186938; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=iVVSbvDZnii6bdSECwyy4dO1N94UmOnjL3r7C2ZllGQ=; b=Oe0prtvrs+pX9P9U/ISsq40mfcw1JOW8+t4o01F+KABLSph2ygYp5pvXKQlT2avaWo M7E0mJV2OmAroKML7HAYpQwXzU+Ol0Gr/RFFPKBpPzoIIRZ/rIsWA9aVr2jSil5ZYa9s EkuOKlJg8DiVAqsf3qt8zjhqlEPzSNI2DT6lD5fQTz79sfgLjMRcysxztYABLwNW1Ao/ nkg7v0BXYnCVZuM6BA3e6qFKxReSUw+YJrY5ohsC4fGWgiz39rgB1F5K4RCdMKKrEtq9 bLaR2sTaWUWqrf2BFvEcKAsM/ZReS7xLIhux6ifqgPPCtYQq6Px/lkF5DYC54Q46XSPh E7qw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755582138; x=1756186938; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=iVVSbvDZnii6bdSECwyy4dO1N94UmOnjL3r7C2ZllGQ=; b=pkWyZaS88sB8F4QNVFaDcuEgrkg4YWilsfyjjtdHZFvmwvm8hKkAzGsH6dbLRFktog tjNFLe6Nr8WOBcexJc6HzdOHQQjp3VYceVyveZPeNzTpZwePA2QOLPAOGvz4qgmkGj8a NyKOHfiwmEhe1kCgRNWLVHFnaX1P4tarJ18VlPIdw/N9pVXedo6x7kF/gBQgikndjBRL pjrs7bNWIBQP7ujjAa57CuswBnyG0aD2ogKxlewjTcyug2v+YEjrYiYaYlefCIOVvEjD MkEtySnz1RaSs/GMFr3cAn3Zt7w8YUztw3Mh7UX42UGPVqvAS9a2U8xxshe6VFmuAWS1 JhVQ== X-Forwarded-Encrypted: i=1; AJvYcCWnFeaA3+wNC0LfP61Y5b6dT0Y42ddNu/kbfMmUjj3pGihh7B32C4qYtZeRVw0RqNjaMRR78V9gJb45vi8=@vger.kernel.org X-Gm-Message-State: AOJu0YwA/+RxfMxklSnyetBG3Vv+/FZmN007eox8tmUoNeiPVyZmc/AF vdm5W8wGzsaSn9NbG2Ys1u38EWufl3PtoBHgeT71rqoQFeYac7DlljmBmURoZ/ZKA50= X-Gm-Gg: ASbGncs8nDZMCLolTQk/46zgGS8G6nDocBneeHD4orytB/A/4YqlC5KKZqbDjwDvgrW B5RPXQfCguhpp5MKYKaShHcE1YLWOKzQ++CqcRJJ5LkjKIt8QMeow1FXf3CQ/toWTYPdqRxM07M 3oXb4JUDlWvRDsyEhqIeATCStHMhvKF/ianacgZ6YKfmZT5Yghqe/ikzUl5QcADMcYyAoaobHDO 0qJcCu7WyYKokJXvZGfUX1O4Lyj4R70iZge7nzNkMjtK1IA4EpKXaWyEbPV46bQR9Br79q2zAfH 8M0A6FfpIVgZxlTrWq9iF1QisfpIMY9C8ED7ZjVjTfvlZLYR8KqmgDE1/vUDcJrAYHOmfcjWQNH XU5hImXlJuvTV/q2ltzxyGCNL1RMcwt047bWNLJx+KR6ddhyTn/F1OMdbuzV9k7mYECMOQaUvKD z9nktApCY= X-Google-Smtp-Source: AGHT+IES5nhyLecC//rzL0myf1sxGPLvYHvc/2o3mQNfeX2wl3bWpFVtSwP/LJs1efnKIwVnA0xT3Q== X-Received: by 2002:a05:600c:4f50:b0:458:b8b0:6338 with SMTP id 5b1f17b1804b1-45b4546ce02mr14595e9.6.1755582138106; Mon, 18 Aug 2025 22:42:18 -0700 (PDT) Received: from claudiu-TUXEDO-InfinityBook-Pro-AMD-Gen9.. ([2a02:2f04:620a:8b00:4343:2ee6:dba1:7917]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-45b42a9847fsm25097345e9.26.2025.08.18.22.42.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 18 Aug 2025 22:42:17 -0700 (PDT) From: Claudiu X-Google-Original-From: Claudiu To: vkoul@kernel.org, kishon@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, p.zabel@pengutronix.de, geert+renesas@glider.be, magnus.damm@gmail.com, yoshihiro.shimoda.uh@renesas.com, biju.das.jz@bp.renesas.com Cc: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org Subject: [PATCH v5 1/7] dt-bindings: phy: renesas,usb2-phy: Mark resets as required for RZ/G3S Date: Tue, 19 Aug 2025 08:42:06 +0300 Message-ID: <20250819054212.486426-2-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250819054212.486426-1-claudiu.beznea.uj@bp.renesas.com> References: <20250819054212.486426-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Claudiu Beznea The reset lines are mandatory for the Renesas RZ/G3S platform and must be explicitly defined in device tree. Fixes: f3c849855114 ("dt-bindings: phy: renesas,usb2-phy: Document RZ/G3S p= hy bindings") Reviewed-by: Geert Uytterhoeven Acked-by: Conor Dooley Signed-off-by: Claudiu Beznea Tested-by: Wolfram Sang --- Changes in v5: - none Changes in v4: - none Changes in v3: - collected tags - rebased on top of latest version of renesas,usb2-phy.yaml; Conor, Geert: I kept your tags; please let me know if you consider it otherwise Changes in v2: - none; this patch is new Documentation/devicetree/bindings/phy/renesas,usb2-phy.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/phy/renesas,usb2-phy.yaml b/= Documentation/devicetree/bindings/phy/renesas,usb2-phy.yaml index f45c5f039ae8..52d777057281 100644 --- a/Documentation/devicetree/bindings/phy/renesas,usb2-phy.yaml +++ b/Documentation/devicetree/bindings/phy/renesas,usb2-phy.yaml @@ -112,6 +112,7 @@ allOf: contains: enum: - renesas,usb2-phy-r9a09g057 + - renesas,usb2-phy-r9a08g045 - renesas,rzg2l-usb2-phy then: properties: --=20 2.43.0 From nobody Sat Oct 4 08:06:44 2025 Received: from mail-wr1-f42.google.com (mail-wr1-f42.google.com [209.85.221.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0D98E3101BD for ; Tue, 19 Aug 2025 05:42:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755582143; cv=none; b=Z8+VmcOnpZyp5a3vGWOYkV/uvle/GY29RHJuntCMiAAxtB45FVUx7vtyOw1kUhxWjcz0a9LHsOoltwTXbYVkpfR+exgcHtYNRQSSxO0OXYVeX/Ate2l9qXidlJ3ffHi1JPU5v81yihRpx62cOet5m/M1dlbwEs0ThpcT5MSNjqc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755582143; c=relaxed/simple; bh=tW3SGAniASI8s9+kQcRTAqiRLJ4/jHAEEZxh+DdwAcE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=lD55WeGJBHbhqxu5RTA8QT501uCCx4E5xcZxekWg9hKdeoVFcQ6EU/fkwirwGS0p20DvUxvL05A73BRvsYF4Kvf44xbCI9TqJVpjh8sTDQOZdzneqiLQDV0fq8b7ML1kAx33NNg4G4pF26k/bBzxguQwR0Dl62cr0/e2SNiPc84= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=Q+7XebGE; arc=none smtp.client-ip=209.85.221.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="Q+7XebGE" Received: by mail-wr1-f42.google.com with SMTP id ffacd0b85a97d-3b9e41101d4so2543229f8f.2 for ; Mon, 18 Aug 2025 22:42:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1755582140; x=1756186940; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=hq7WIoBPG9xXngCJlnWqUJi/0mB6nKcl5wjr3xJWyLU=; b=Q+7XebGEopsTQ9yVMLQUIoRAxQPttLJ/e3SfWs/AtLyZSnciAz9Z9FoT0zjksw84gv QehORmwhZnWub5dUnqB4yUrPgk9A0LWa3lQZ4BprAZHZEtf1vmEWA3n/x4Ud7/0QXz2x Blb95AvVE0WcnwQOm3Ruq2a9Mu68hirrTGfZdTpkVQldXiyaXX6Ib5hIbnTrLbdWqJUM BVmdXzMqo0wVcVJRJ+f3yIVklg/Gow/J2MduWYQ4S3pCGxRLyRVlvm/1UWt8pRDsR1Y9 2A4lpYo2ZzJ4Yyr3Gnyu7NEe09yF7mn4r9Vj6kVhmnQfioSwZeMEBvdp2121i+yZChPe QZYw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755582140; x=1756186940; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=hq7WIoBPG9xXngCJlnWqUJi/0mB6nKcl5wjr3xJWyLU=; b=c6flluLl1tKzMzFT//myi3ho//K4K/ZA+qFcc8TJLCcKrDDN7XQydSvzk88Mrj17tI +Q0HvBULQrvuXYIhhxB17Zrz0wHpZAXhEpA7zQXlArpTSbWPLBJYCEABNY6OzLXzKenC ijE5XzVBWEgtu6WUKC24cy6Mx/4m+JQ8dBoN9ciKNUxgeHTfUoig5iiKPo2HRPK5RhL5 UgGWMjNNfWS72As3DsXi9gTGzvYj7XAPP0QAgqV6HTTThN6HY6dvfKPwW9UKZr4MrjSE aQ3jz0Eu0XSA1eBYugabblePYP2quLtlGxFKYY+EXFH+/PPQto6n6W7M5l1+FD3IDxjl dbPg== X-Forwarded-Encrypted: i=1; AJvYcCWf9JejY0u8AwooysDnUHrWWpyJDgdF78a3q9jTYdtDe6is5B0eT9CX50eLY2yQhcsK5xNB59RthiYvejo=@vger.kernel.org X-Gm-Message-State: AOJu0Yzc2ao2JW5mvHY1kwSxDstEjetPS2GIWgQGJpMZ99Dyq7TBN32X t9/xK3R1D4yCkaqm9g/1Q5RVSbGHI6X0gXzDyTfPh90vVDtYr6nM3NfGdMtWlcnr934= X-Gm-Gg: ASbGncug3WZM+8tSo2GzCYWnCSaEJmi4elcKD11qBw86X+XDN3R1bMrq+yrn8eip9wy mEor7GBfJxWK4Hmd9x7i2/2t0CVCGo+nUOSBLgPCfTMQWRCxel+FJDldYl5obFyPMLy8YPs5l+N U6YAMD/zZS5L8bfGUToUYGvCFm17jHeLxVKrvdPKMZjz1lm56AOU+UFhMLWSt370YqF2lkQ6EFo /V3ZhSu0Vhq3sCROCuwyDKo5AYot6ZindBZWIQQt2oz8xGkn+gAiT6RjnMqxAElRZsluZ0y8bjg NM0k63EFgTzx+1Oq2KFFUaADDJRrWw5OLTEvZeYUWgs5qPPW/XYnkHcBoUdok2+D9ko7wrvslx6 NyV6zkwAxMa2vn97mfdbojnrODfwmjYHnk737ybYXHeUt6h7uVprYsT/HDQlZAPgNSYMZy/StS1 IkZtWyRgs= X-Google-Smtp-Source: AGHT+IEI8M8CCrxC/o0xmg1e2mN4A1EKk3QdQY2K716FO/HX9J+mbdMcLDKjvGNhAJYIA3Fl3R8Xhw== X-Received: by 2002:a05:6000:2dc2:b0:3b7:820b:a830 with SMTP id ffacd0b85a97d-3c0eb23340cmr878348f8f.25.1755582140339; Mon, 18 Aug 2025 22:42:20 -0700 (PDT) Received: from claudiu-TUXEDO-InfinityBook-Pro-AMD-Gen9.. ([2a02:2f04:620a:8b00:4343:2ee6:dba1:7917]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-45b42a9847fsm25097345e9.26.2025.08.18.22.42.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 18 Aug 2025 22:42:19 -0700 (PDT) From: Claudiu X-Google-Original-From: Claudiu To: vkoul@kernel.org, kishon@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, p.zabel@pengutronix.de, geert+renesas@glider.be, magnus.damm@gmail.com, yoshihiro.shimoda.uh@renesas.com, biju.das.jz@bp.renesas.com Cc: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org Subject: [PATCH v5 2/7] phy: renesas: rcar-gen3-usb2: Fix an error handling path in rcar_gen3_phy_usb2_probe() Date: Tue, 19 Aug 2025 08:42:07 +0300 Message-ID: <20250819054212.486426-3-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250819054212.486426-1-claudiu.beznea.uj@bp.renesas.com> References: <20250819054212.486426-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Christophe JAILLET If an error occurs after the reset_control_deassert(), reset_control_assert() must be called, as already done in the remove function. Use devm_add_action_or_reset() to add the missing call and simplify the .remove() function accordingly. Fixes: 4eae16375357 ("phy: renesas: rcar-gen3-usb2: Add support to initiali= ze the bus") Signed-off-by: Christophe JAILLET Reviewed-by: Biju Das Reviewed-by: Geert Uytterhoeven [claudiu.beznea: removed "struct reset_control *rstc =3D data;" from rcar_gen3_reset_assert()] Signed-off-by: Claudiu Beznea Tested-by: Wolfram Sang --- Changes in v5: - none Changes in v4: - none Changes in v3: - collected tags Changes in v2: - none; this patch is new; re-spinned the Christophe's work at https://lore.kernel.org/all/TYCPR01MB113329930BA5E2149C9BE2A1986672@TYCPR= 01MB11332.jpnprd01.prod.outlook.com/ drivers/phy/renesas/phy-rcar-gen3-usb2.c | 11 ++++++++++- 1 file changed, 10 insertions(+), 1 deletion(-) diff --git a/drivers/phy/renesas/phy-rcar-gen3-usb2.c b/drivers/phy/renesas= /phy-rcar-gen3-usb2.c index 47beb94cd424..d61c171d454f 100644 --- a/drivers/phy/renesas/phy-rcar-gen3-usb2.c +++ b/drivers/phy/renesas/phy-rcar-gen3-usb2.c @@ -699,6 +699,11 @@ static enum usb_dr_mode rcar_gen3_get_dr_mode(struct d= evice_node *np) return candidate; } =20 +static void rcar_gen3_reset_assert(void *data) +{ + reset_control_assert(data); +} + static int rcar_gen3_phy_usb2_init_bus(struct rcar_gen3_chan *channel) { struct device *dev =3D channel->dev; @@ -717,6 +722,11 @@ static int rcar_gen3_phy_usb2_init_bus(struct rcar_gen= 3_chan *channel) if (ret) goto rpm_put; =20 + ret =3D devm_add_action_or_reset(dev, rcar_gen3_reset_assert, + channel->rstc); + if (ret) + goto rpm_put; + val =3D readl(channel->base + USB2_AHB_BUS_CTR); val &=3D ~USB2_AHB_BUS_CTR_MBL_MASK; val |=3D USB2_AHB_BUS_CTR_MBL_INCR4; @@ -860,7 +870,6 @@ static void rcar_gen3_phy_usb2_remove(struct platform_d= evice *pdev) if (channel->is_otg_channel) device_remove_file(&pdev->dev, &dev_attr_role); =20 - reset_control_assert(channel->rstc); pm_runtime_disable(&pdev->dev); }; =20 --=20 2.43.0 From nobody Sat Oct 4 08:06:44 2025 Received: from mail-wm1-f53.google.com (mail-wm1-f53.google.com [209.85.128.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C373531076A for ; Tue, 19 Aug 2025 05:42:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755582146; cv=none; b=Z7G8zkFg79KkOmcQ+9x9p8/Qe9SF2hNZ29S3L9EkWVcdxr5UOLd0oyV7MXeJA9lYsxQuvUVmb+vcBIa1pM/WykrsZQ7D4khKqdIkif0FRpj6I7Uu/BvNEMRmt1ubCBKJzOzGu28VEhEH9levHZMGF2zl1mqAw7oQoE1455KqsdU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755582146; c=relaxed/simple; bh=07ORXzu5jE9NwCXZ2D+0evGTyTg9KEln29DvJ6sBaBE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=VVlOxV1cDeRcJm8yTXKOnudkx55wIgyx/Tk9YY1nqHLhbZmvEakpQp71d4igVT2BrT27LEQ1i20srQkHJcbtBIL6YgSaYFWO2n7BO7ELKTbSgZ/MxzUxA8zml3bUOdMFOTqAyaJhFYoNbVAF5veIot5nGZNwGCWgPc5nnGJqR3A= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=NYs762J0; arc=none smtp.client-ip=209.85.128.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="NYs762J0" Received: by mail-wm1-f53.google.com with SMTP id 5b1f17b1804b1-45a1b098f43so29690165e9.2 for ; Mon, 18 Aug 2025 22:42:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1755582143; x=1756186943; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=HYSKXBGxl/0cppLApyYv7t4M3O5QkIiUowE4I+ciT30=; b=NYs762J0fH5Bo/Cc1/R+gdtYveCpHUUgoeCkRooGm6U2HHhsnNYWIdqTS9RtaW35GO RsdhRg8LHXpvwB5XPqLtt4VYSTEk1F9ld2gCwwAAyyvJMo+85aoiNjXzW0i0mpSPIDJy jKRJD37ODGmR7UB4e6upVSoPsBFHYkjildFCLiT5wsUZPksYODaZzOQtPud1i210oCOE /nV0e4MxuFVlm8ZMOOrv0RWsyV6iQkjC1V4NZd09j/FmMRUr7rLxUCF33ITqpzh+krxQ BNHQH7L6LTMj+NWZsR9tJUtBWDSiB2fgTfYKwlmyGh6pF3WrF3R4fU/HAKMONPf1AdgJ 0gbg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755582143; x=1756186943; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=HYSKXBGxl/0cppLApyYv7t4M3O5QkIiUowE4I+ciT30=; b=O2lI0hgV8dr8GdwOUA3mlhoq5iN6FS4yex9rSqg3Yfr9aOyOY46GujuIQhaJkC2k5A O0CtLgMkkEVFbsoaHosuNYrzIl2oDK95rRcJLMCvwyTo7E7V5NhvoRzf4SIVpGEeYOLt hXng1U/SvULNIOzUog7/lor3W/ssSSwUNf28W/qzD+z/R/EbMTtndfRyoBGdjaaYVzkS uVxMxG59qvj6SUg57Abjd7jXwO7Uzc2gtYfgqUij+2jMwPF/x82GlXDjd1E7XpEyJ5dv fJbLk8UNab1rZ7wiuxr4kwyZQFSVJvgEAnnKxyLM7VIP+z68SF+bBCRb7hWSW7hn/Cv/ 1dyQ== X-Forwarded-Encrypted: i=1; AJvYcCUSMt7oSkhn85wPpnkrGYhm5sJBObcn69CItV4BGFgL869zqKieICMHThvupwHDu5cNiGC+VKmdOTS/tLI=@vger.kernel.org X-Gm-Message-State: AOJu0YyrmUv672q5J2cEgxkIDRN95cSEYIbe5x2tlTtI0AAhs2AOdtNW 1xpOAJRBRNqxuIhr30J+jmnfE+W7cm0TtEljBm4RQeJFfSKe9P5jZ6NBtRY/WaWXOME= X-Gm-Gg: ASbGncvlLJlE/x4Qy3GI024xquk7qxjN9+RX7pDX8PrEcvlMYeixOJsH8pJGfzWNoDP MUcW4AD7ntoutGCa+gH4s8WGoNRhA2qE/uY+RiUV43kE7X/C9Dvk8m+8Qv6ejrpiiwH5ktm3tpr j35d1ShfaXt8npw3bq9d90ZoRYmPMtq6Tggg+pyCZpiJHd0TUqTEIYHoJtLb2Wt7JEWhUJ2q18k bSBpk01jTUN/Jkgvzx/SAP0rPgBr7t6zBfJaKkQaUZiLYWDVzbb4+Q/z8xECHMziSXeO81MC1Ud D4+2305lH3QRL4Xw6oAoGGXjYeegTFE0SX/NxFY2oIQUtX64ShyEWaXpaEP39Rl7eN9Aqu/h1P6 ZjSN4dnUHncNMm7+BXnsffauhUua4H8og/rQqXXxD1oMGYkoQgswpQJAtkJCIRyhK3J95wKEhjC eB4GTz9r4= X-Google-Smtp-Source: AGHT+IEBqeNsrzMuxdDwDLYVLpHRfbSwbG09A9d+KjmEIS4kFBVPomWUHd262GBt3nx9ixhYE3ZToA== X-Received: by 2002:a05:600c:1c1b:b0:456:1c4a:82ca with SMTP id 5b1f17b1804b1-45b43e0f3a3mr7340335e9.32.1755582142917; Mon, 18 Aug 2025 22:42:22 -0700 (PDT) Received: from claudiu-TUXEDO-InfinityBook-Pro-AMD-Gen9.. ([2a02:2f04:620a:8b00:4343:2ee6:dba1:7917]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-45b42a9847fsm25097345e9.26.2025.08.18.22.42.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 18 Aug 2025 22:42:22 -0700 (PDT) From: Claudiu X-Google-Original-From: Claudiu To: vkoul@kernel.org, kishon@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, p.zabel@pengutronix.de, geert+renesas@glider.be, magnus.damm@gmail.com, yoshihiro.shimoda.uh@renesas.com, biju.das.jz@bp.renesas.com Cc: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org Subject: [PATCH v5 3/7] dt-bindings: reset: renesas,rzg2l-usbphy-ctrl: Document RZ/G3S support Date: Tue, 19 Aug 2025 08:42:08 +0300 Message-ID: <20250819054212.486426-4-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250819054212.486426-1-claudiu.beznea.uj@bp.renesas.com> References: <20250819054212.486426-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Claudiu Beznea The Renesas USB PHY hardware block needs to have the PWRRDY bit in the system controller set before applying any other settings. The PWRRDY bit must be controlled during power-on, power-off, and system suspend/resume sequences as follows: - during power-on/resume, it must be set to zero before enabling clocks and modules - during power-off/suspend, it must be set to one after disabling clocks and modules Add the renesas,sysc-pwrrdy device tree property, which allows the reset-rzg2l-usbphy-ctrl driver to parse, map, and control the system controller PWRRDY bit at the appropriate time. Along with it add a new compatible for the RZ/G3S SoC. Reviewed-by: Rob Herring (Arm) Signed-off-by: Claudiu Beznea Tested-by: Wolfram Sang --- Changes in v5: - fixed description formatting - collected tags Changes in v4: - dropped blank line from compatible section - s/renesas,sysc-signals/renesas,sysc-pwrrdy/g - dropped description from renesas,sysc-pwrrdy - updated description of renesas,sysc-pwrrdy items - updated patch description Changes in v3: - none; this patch is new .../reset/renesas,rzg2l-usbphy-ctrl.yaml | 41 ++++++++++++++++--- 1 file changed, 35 insertions(+), 6 deletions(-) diff --git a/Documentation/devicetree/bindings/reset/renesas,rzg2l-usbphy-c= trl.yaml b/Documentation/devicetree/bindings/reset/renesas,rzg2l-usbphy-ctr= l.yaml index b0b20af15313..c83469a1b379 100644 --- a/Documentation/devicetree/bindings/reset/renesas,rzg2l-usbphy-ctrl.yaml +++ b/Documentation/devicetree/bindings/reset/renesas,rzg2l-usbphy-ctrl.yaml @@ -15,12 +15,14 @@ description: =20 properties: compatible: - items: - - enum: - - renesas,r9a07g043-usbphy-ctrl # RZ/G2UL and RZ/Five - - renesas,r9a07g044-usbphy-ctrl # RZ/G2{L,LC} - - renesas,r9a07g054-usbphy-ctrl # RZ/V2L - - const: renesas,rzg2l-usbphy-ctrl + oneOf: + - items: + - enum: + - renesas,r9a07g043-usbphy-ctrl # RZ/G2UL and RZ/Five + - renesas,r9a07g044-usbphy-ctrl # RZ/G2{L,LC} + - renesas,r9a07g054-usbphy-ctrl # RZ/V2L + - const: renesas,rzg2l-usbphy-ctrl + - const: renesas,r9a08g045-usbphy-ctrl # RZ/G3S =20 reg: maxItems: 1 @@ -48,6 +50,20 @@ properties: $ref: /schemas/regulator/regulator.yaml# unevaluatedProperties: false =20 + renesas,sysc-pwrrdy: + description: + The system controller PWRRDY indicates to the USB PHY if the power s= upply + is ready. PWRRDY needs to be set during power-on before applying any + other settings. It also needs to be set before powering off the USB. + $ref: /schemas/types.yaml#/definitions/phandle-array + items: + - items: + - description: + System controller phandle required by USB PHY CTRL driver to= set + PWRRDY + - description: Register offset associated with PWRRDY + - description: Register bitmask associated with PWRRDY + required: - compatible - reg @@ -57,6 +73,19 @@ required: - '#reset-cells' - regulator-vbus =20 +allOf: + - if: + properties: + compatible: + contains: + const: renesas,r9a08g045-usbphy-ctrl + then: + required: + - renesas,sysc-pwrrdy + else: + properties: + renesas,sysc-pwrrdy: false + additionalProperties: false =20 examples: --=20 2.43.0 From nobody Sat Oct 4 08:06:44 2025 Received: from mail-wr1-f41.google.com (mail-wr1-f41.google.com [209.85.221.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 873072BD030 for ; Tue, 19 Aug 2025 05:42:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755582148; cv=none; b=kVQjPvaK0uch9ZiLzx8R0C1Fqs7afw9rcsRUIWMBKjfsrCuLQ6KzVlabNS0yEQAGn6k5V7hToGBmPIV22QRMzOGEzABs4ZYhNdc2WWBYA9aVDtjwTByZJtBG7+/UVyZidFmj/Hnkp/7FCnjRST1iO+uelxTlEn/znIQ4Pj9WTAc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755582148; c=relaxed/simple; bh=dddckdA3VLuXJBeDn+4LzONACjoLNsXWa5zGDbaa4es=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=ipDGFQqSRMnLbNSucY4RdBwAtDsr8Ik/gyIgdd2VudB6bfcF05GIo0FcWWz2d6Zvm5FWpS7iSjrxPu3HEukxy6Sc+uuNN0gGNOYAiwrS/+MToe2hbnuFxPwhTVYABD+Cd368fX+AFzvkGOCYQBskqKvgyUhE9cu9gu1/udBbr50= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=LPJsaxg1; arc=none smtp.client-ip=209.85.221.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="LPJsaxg1" Received: by mail-wr1-f41.google.com with SMTP id ffacd0b85a97d-3b9edf504e6so2298689f8f.3 for ; Mon, 18 Aug 2025 22:42:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1755582145; x=1756186945; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=7pyntDLMoyTVeckklkGCRZqGginlJWw94BQTOQtTQAI=; b=LPJsaxg1mtdtJ8jQTxrtaj/EffHvUDt6R6iQBZrsFnaDqxwLtqWM2tbAHtt2T/vslP 4C6ZCrfpBzN+bF0H/eF9weMad7ZWmRVTPSW0SPLIOGsgw5wnY03H5ZDz8nmPK+4KsiRE OXyKtoVQjjqDIfXl9EuNJMVTYzf9/C3H6BaanFWpKA7eV4I2OELxx1XZlpfFp2Ixza6S h1ZaM8xTKhf9TpfG0mmWffEUFBdHVnQCLyQZWH2WMbfiVgkNGmE8pw4o8AQantS7jtNY 649s7Ws0H60dIs+atDOADi71Jl6vs+ORJxY2YSTAITmsmI8e3lHGLje26rq1fBfcYUch J8sQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755582145; x=1756186945; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=7pyntDLMoyTVeckklkGCRZqGginlJWw94BQTOQtTQAI=; b=Dpts+Bfi+zEzy6zw0JVLzKCNJODMION6X+7bqHPNqEswkzyuu1RB2PB4okNM0hwFhl TQDYLPGmgt4H4eLnEUmJuMkLXUYWzPVNgG79sHTgcYjdU9+l356htVikfoMRpT0A269I HW8zJh8CKfCWCz5KcSUm+7sPSaHFLLoEHtUtHSxiJjdK5jLLMZj1vzf1LqOR6KFhU+EL QmsCqMwMutOZVxvRuaV4qW+TYyKKKtUXlaIUQuSCke7IV5N33EDPjBUMvACR4s96TTLG SQBD5AalaDjoJJQpPjuzFMbqTvByKbrWCPWvDeh188JMoT8F51/Jd+mD2W70c7kLWgN+ Vkqw== X-Forwarded-Encrypted: i=1; AJvYcCVLNkGMRih7sLj3gvHejxCbGXHFEQeeDeMOG/ppP5nkccPR576B8ugnVLTGugOvs6zljeXH+VcHo5+1Ni4=@vger.kernel.org X-Gm-Message-State: AOJu0YxTp2kIbJ19bWIiMS4HsLn9kHEEa9eIU5WKLwlPb/D/bpogURKE cXPnozJCaBcv0X1hc96i0n4ygtuo935tN5IkWY7WMo0W87s5jYaVCWuj6J6LOvz1fX8= X-Gm-Gg: ASbGncvVzW34Ga3oPOJDWZc4OMk0XZtaShj6ePhbUq5o0oyfc+8hatCoP82pv8vy2by Rs+d9NUmmbip+MDViCZsTfQJWN/kPT3teJTqBpf9KEM9p4JGEFXP7pisRhocbyF9i/T4id8fcyy GJe/kMWMTFOkQcNFp0odFAm+QcDYrB8VQOf2WS8DbwLtZ+WsvOrT7gJTUxwiRHpMA79uLICut2y HmLNIwGoEmDvr2lB/34n0AU8OmAqcwCeLx4ib7vmdByfooIXDnPY/rE84mBHoB0HgO6nPOP1p84 rF55btD/i24Jb8TFzV3Ehk1HiHBzo2TZTkVoYHSIxtGnh5k07UyBDBuszYjhrvms8514o+djscp Qin72T2/ny2VsFdd8KfvfiBqjAzmOUuk1PIyVy6qJBk/UnRs5Zu9zmmljM+wnZ4aV0+ldSXB31m s1Y1M1X+w= X-Google-Smtp-Source: AGHT+IFbXFOvb0IEn+Qa/SzmVibkZz5JK1JrXYY+K7mkSJjelsHBRtvcbFffGjsAT6DvOcr61++8BA== X-Received: by 2002:a05:6000:4012:b0:3a6:d93e:5282 with SMTP id ffacd0b85a97d-3c0ec94ff46mr918399f8f.59.1755582144795; Mon, 18 Aug 2025 22:42:24 -0700 (PDT) Received: from claudiu-TUXEDO-InfinityBook-Pro-AMD-Gen9.. ([2a02:2f04:620a:8b00:4343:2ee6:dba1:7917]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-45b42a9847fsm25097345e9.26.2025.08.18.22.42.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 18 Aug 2025 22:42:24 -0700 (PDT) From: Claudiu X-Google-Original-From: Claudiu To: vkoul@kernel.org, kishon@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, p.zabel@pengutronix.de, geert+renesas@glider.be, magnus.damm@gmail.com, yoshihiro.shimoda.uh@renesas.com, biju.das.jz@bp.renesas.com Cc: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org Subject: [PATCH v5 4/7] reset: rzg2l-usbphy-ctrl: Add support for USB PWRRDY Date: Tue, 19 Aug 2025 08:42:09 +0300 Message-ID: <20250819054212.486426-5-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250819054212.486426-1-claudiu.beznea.uj@bp.renesas.com> References: <20250819054212.486426-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable From: Claudiu Beznea On the Renesas RZ/G3S SoC, the USB PHY block has an input signal called PWRRDY. This signal is managed by the system controller and must be de-asserted after powering on the area where USB PHY resides and asserted before powering it off. On power-on the USB PWRRDY signal need to be de-asserted before enabling clock and switching the module to normal state (through MSTOP support). The power-on configuration sequence must be: 1/ PWRRDY=3D0 2/ CLK_ON=3D1 3/ MSTOP=3D0 On power-off the configuration sequence should be: 1/ MSTOP=3D1 2/ CLK_ON=3D0 3/ PWRRDY=3D1 The CLK_ON and MSTOP functionalities are controlled by clock drivers. After long discussions with the internal HW team, it has been confirmed that the HW connection b/w USB PHY block, the USB channels, the system controller, clock, MSTOP, PWRRDY signal is as follows: =E2=94=8C=E2=94=80=E2=94=80=E2=94=80=E2=94= =80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80= =E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2= =94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94= =80=E2=94=80=E2=94=90 =E2=94=82 =E2= =94=82=E2=97=84=E2=94=80=E2=94=80 CPG_CLKON_USB.CLK0_ON =E2=94=82 USB CH0 =E2= =94=82 =E2=94=8C=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2= =94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94= =80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80= =E2=94=80=E2=94=80=E2=94=90 =E2=94=82=E2=94=8C=E2=94=80=E2=94=80=E2=94=80= =E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2= =94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94= =80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=90= =E2=94=82=E2=97=84=E2=94=80=E2=94=80 CPG_CLKON_USB.CLK2_ON =E2=94=82 =E2=94=8C=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2= =94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=90 =E2=94=82=E2=94=82host control= ler registers =E2=94=82 =E2=94=82 =E2=94=82 =E2=94=82 =E2=94=82 =E2=94=82=E2=94=82fu= nction controller registers=E2=94=82 =E2=94=82 =E2=94=82 PHY0 =E2=94=82=E2=97=84=E2=94=80=E2= =94=80=E2=94=A4=E2=94=94=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94= =80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80= =E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2= =94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=98 =E2=94=82 =E2=94=82 USB PHY =E2=94=82 =E2=94=82 =E2=94=94=E2=94=80= =E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2= =94=80=E2=94=80=E2=94=80=E2=96=B2=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94= =80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80= =E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=98 =E2=94=82 =E2=94=94=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2= =94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=98 =E2=94=82 =E2=94=82 =E2=94=82 CPG_BUS_PERI_COM_MSTOP.MSTO= P{6, 5}_ON =E2=94=82=E2=94=8C=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2= =94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94= =90 =E2=94=8C=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94= =80=E2=94=80=E2=94=90 =E2=94=82=E2=94=82USHPHY control=E2=94=82 =E2=94=82 =E2=94=82 =E2=94=82=E2=94=82 registers =E2=94=82 =E2=94=82 PHY1 =E2=94=82 =E2= =94=8C=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94= =80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80= =E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2= =94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=90 =E2=94=82=E2=94=94=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2= =94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94= =98 =E2=94=82 =E2=94=82=E2=97=84=E2=94=80=E2=94=80=E2=94=A4 USB = CH1 =E2=94=82 =E2=94=82 =E2=94=94=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2= =94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=98 =E2=94=82=E2=94=8C=E2=94=80=E2= =94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94= =80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80= =E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2= =94=80=E2=94=90 =E2=94=82=E2=97=84=E2=94=80=E2=94=80 CPG_CLKON_USB.CLK1_ON =E2=94=94=E2=94=80=E2=96=B2=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2= =94=80=E2=94=80=E2=96=B2=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94= =80=E2=94=80=E2=94=80=E2=94=80=E2=96=B2=E2=94=80=E2=94=80=E2=94=80=E2=94=80= =E2=94=80=E2=94=80=E2=94=98 =E2=94=82=E2=94=82 host controller registers = =E2=94=82 =E2=94=82 =E2=94=82 =E2=94=82 =E2=94=82 =E2=94=82=E2=94=94= =E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2= =94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94= =80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80= =E2=94=80=E2=94=80=E2=94=98 =E2=94=82 =E2=94=82 =E2=94=82 =E2=94=82 =E2=94=94=E2=94=80= =E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2= =94=80=E2=94=80=E2=94=80=E2=96=B2=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94= =80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=80= =E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=98 =E2=94=82 =E2=94=82 =E2=94=82 =E2=94= =82 =E2=94=82 =E2=94=82 =E2=94=82 CPG_BUS_PERI_COM_MS= TOP.MSTOP7_ON =E2=94=82PWRRDY =E2=94=82 =E2=94=82 =E2=94=82 =E2=94=82 CPG_CLK_ON_USB.CLK3_ON =E2=94=82 =E2=94=82 =E2=94=82 CPG_BUS_PERI_COM_MSTOP.MSTOP4_ON =E2=94=82 =E2=94=8C=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=90 =E2=94=82SYSC=E2=94=82 =E2=94=94=E2=94=80=E2=94=80=E2=94=80=E2=94=80=E2=94=98 where: - CPG_CLKON_USB.CLK.CLKX_ON is the register bit controlling the clock X of different USB blocks, X in {0, 1, 2, 3} - CPG_BUS_PERI_COM_MSTOP.MSTOPX_ON is the register bit controlling the MSTOP of different USB blocks, X in {4, 5, 6, 7} - USB PHY is the USB PHY block exposing 2 ports, port0 and port1, used by the USB CH0, USB CH1 - SYSC is the system controller block controlling the PWRRDY signal - USB CHx are individual USB block with host and function capabilities (USB CH0 have both host and function capabilities, USB CH1 has only host capabilities) The USBPHY control registers are controlled though the reset-rzg2l-usbphy-ctrl driver. The USB PHY ports are controlled by phy_rcar_gen3_usb2 (drivers/phy/renesas/phy-rcar-gen3-usb2.c file). The USB PHY ports request resets from the reset-rzg2l-usbphy-ctrl driver. The connection b/w the system controller and the USB PHY CTRL driver is implemented through the renesas,sysc-pwrrdy device tree property proposed in this patch. This property specifies the register offset and the bitmask required to control the PWRRDY signal. Since the USB PHY CTRL driver needs to be probed before any other USB-specific driver on RZ/G3S, control of PWRRDY is passed exclusively to it. This guarantees the correct configuration sequence between clocks, MSTOP bits, and the PWRRDY bit. At the same time, changes are kept minimal by avoiding modifications to the USB PHY driver to also handle the PWRRDY itself. Signed-off-by: Claudiu Beznea Tested-by: Wolfram Sang --- Changes in v5: - none Changes in v4: - updated patch description - updated rzg2l_usbphy_ctrl_pwrrdy_init() to map directly the "renesas,sysc-pwrrdy" as the SYSC signal abstraction was dropped in this version, along with rz_sysc_get_signal_map() - dropped priv member of rzg2l_usbphy_ctrl_pwrrdy_init() as it is not needed in this version - shift left !power_on with pwrrdy->mask as this is how the regmap_update_bits() needs the last member to be - selected MFD_SYSCON Changes in v3: - none; this patch is new drivers/reset/Kconfig | 1 + drivers/reset/reset-rzg2l-usbphy-ctrl.c | 66 +++++++++++++++++++++++++ 2 files changed, 67 insertions(+) diff --git a/drivers/reset/Kconfig b/drivers/reset/Kconfig index 78b7078478d4..329730cbcfb9 100644 --- a/drivers/reset/Kconfig +++ b/drivers/reset/Kconfig @@ -237,6 +237,7 @@ config RESET_RASPBERRYPI config RESET_RZG2L_USBPHY_CTRL tristate "Renesas RZ/G2L USBPHY control driver" depends on ARCH_RZG2L || COMPILE_TEST + select MFD_SYSCON help Support for USBPHY Control found on RZ/G2L family. It mainly controls reset and power down of the USB/PHY. diff --git a/drivers/reset/reset-rzg2l-usbphy-ctrl.c b/drivers/reset/reset-= rzg2l-usbphy-ctrl.c index 8a7f167e405e..3856072b23a3 100644 --- a/drivers/reset/reset-rzg2l-usbphy-ctrl.c +++ b/drivers/reset/reset-rzg2l-usbphy-ctrl.c @@ -13,6 +13,7 @@ #include #include #include +#include =20 #define RESET 0x000 #define VBENCTL 0x03c @@ -41,6 +42,18 @@ struct rzg2l_usbphy_ctrl_priv { =20 #define rcdev_to_priv(x) container_of(x, struct rzg2l_usbphy_ctrl_priv, rc= dev) =20 +/** + * struct rzg2l_usbphy_ctrl_pwrrdy - SYSC PWRRDY signal descriptor + * @regmap: SYSC regmap + * @offset: offset into the SYSC address space for accessing PWRRDY + * @mask: mask into the register at offset for accessing PWRRDY + */ +struct rzg2l_usbphy_ctrl_pwrrdy { + struct regmap *regmap; + u32 offset; + u32 mask; +}; + static int rzg2l_usbphy_ctrl_assert(struct reset_controller_dev *rcdev, unsigned long id) { @@ -91,6 +104,8 @@ static int rzg2l_usbphy_ctrl_status(struct reset_control= ler_dev *rcdev, return !!(readl(priv->base + RESET) & port_mask); } =20 +#define RZG2L_USBPHY_CTRL_PWRRDY 1 + static const struct of_device_id rzg2l_usbphy_ctrl_match_table[] =3D { { .compatible =3D "renesas,rzg2l-usbphy-ctrl" }, { /* Sentinel */ } @@ -110,6 +125,53 @@ static const struct regmap_config rzg2l_usb_regconf = =3D { .max_register =3D 1, }; =20 +static void rzg2l_usbphy_ctrl_set_pwrrdy(struct rzg2l_usbphy_ctrl_pwrrdy *= pwrrdy, + bool power_on) +{ + regmap_update_bits(pwrrdy->regmap, pwrrdy->offset, pwrrdy->mask, + !power_on << pwrrdy->mask); +} + +static void rzg2l_usbphy_ctrl_pwrrdy_off(void *data) +{ + rzg2l_usbphy_ctrl_set_pwrrdy(data, false); +} + +static int rzg2l_usbphy_ctrl_pwrrdy_init(struct device *dev) +{ + struct rzg2l_usbphy_ctrl_pwrrdy *pwrrdy; + struct of_phandle_args args; + struct regmap *regmap; + const int *data; + int ret; + + data =3D device_get_match_data(dev); + if (data !=3D (int *)RZG2L_USBPHY_CTRL_PWRRDY) + return 0; + + ret =3D of_parse_phandle_with_fixed_args(dev->of_node, "renesas,sysc-pwrr= dy", 2, + 0, &args); + if (ret) + return ret; + + regmap =3D syscon_node_to_regmap(args.np); + of_node_put(args.np); + if (IS_ERR(regmap)) + return PTR_ERR(regmap); + + pwrrdy =3D devm_kzalloc(dev, sizeof(*pwrrdy), GFP_KERNEL); + if (!pwrrdy) + return -ENOMEM; + + pwrrdy->regmap =3D regmap; + pwrrdy->offset =3D args.args[0]; + pwrrdy->mask =3D args.args[1]; + + rzg2l_usbphy_ctrl_set_pwrrdy(pwrrdy, true); + + return devm_add_action_or_reset(dev, rzg2l_usbphy_ctrl_pwrrdy_off, pwrrdy= ); +} + static int rzg2l_usbphy_ctrl_probe(struct platform_device *pdev) { struct device *dev =3D &pdev->dev; @@ -132,6 +194,10 @@ static int rzg2l_usbphy_ctrl_probe(struct platform_dev= ice *pdev) if (IS_ERR(regmap)) return PTR_ERR(regmap); =20 + error =3D rzg2l_usbphy_ctrl_pwrrdy_init(dev); + if (error) + return error; + priv->rstc =3D devm_reset_control_get_exclusive(&pdev->dev, NULL); if (IS_ERR(priv->rstc)) return dev_err_probe(dev, PTR_ERR(priv->rstc), --=20 2.43.0 From nobody Sat Oct 4 08:06:44 2025 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0EE5F3101A8 for ; Tue, 19 Aug 2025 05:42:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755582150; cv=none; b=MARcy0qqc243WT8eGdJBUPqXCGYSD1KafN2nyBJjbkKQ85WMu6lJHxd+cSp2hpfbPLh10AWRllMNQQrQznsjxN1oFva2NkRblxn8IgnCvfR2IzBJRMS7euPF3kChpHcF/VeayccI+E0HzvYAWzo91gMgl+vTEz74OWKnFGWiizE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755582150; c=relaxed/simple; bh=I2pIHduqkXRd0dLvTIouEU/KSG35hJ2SXBnZux9yRG4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=FzjQvKeDDorO0ZxK8CStVPub8lVMvlHaOADF9TSS6Eva1+zRVUddwSxQfqEXEalA8i4bCBao+6PJQHy0DATjfPXo3KxaywIWGSQQvbJLYzbPm1L9Klb1JT470WXucMZpZOyY72+E052zHu5MqNaaCCzwe+dmq+UI8zcMOqOZulM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=aqwlLrji; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="aqwlLrji" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-45a1ac7c066so27581885e9.1 for ; Mon, 18 Aug 2025 22:42:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1755582147; x=1756186947; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=dRX0/ILbGcYC/ZOQ37kJqtpxqFwl5Y5CWHl3KvwJH70=; b=aqwlLrjiQ6l2Pt/S5Erw9BdgoaYUKGklnFlaO9M9oS6u/1XrXYGm1g04etCef7wz8V GnAvyBcZFKUCRvAIj5l/yZoY9kdsmQ3J1wdxgJConHkfjnXgRoq5QGNop0P9swTGJQKw usRAZDWWrHyQC0I2b0/1qOl+7OHaD78jqOLUEtMrZ4ZLU1r8kiZyGxc5pNKsfrhzpu3j KHX1LJLILWOyrEpjrgpWJlv0Jqax2kUGIYYCEZxgKlxIz9fdNeQ26rMcOibWMphjoSZk bAwpyLQvYR7FPff7pRwxF1rumMbXeqMJ3/nqMZnEDA/RdovNBu69sYslGPEO6L8A/qEF 4D+A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755582147; x=1756186947; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=dRX0/ILbGcYC/ZOQ37kJqtpxqFwl5Y5CWHl3KvwJH70=; b=O/R+vwqJmBxaDLjzXnypAiRBHsO4GGMsXKtVaPpLPJbP3rvmJdQ+g1LrqATKa7yAf4 TjZkY940BEOi94P34oubLJ77UvX+UhGI3iyTLbHBQGwNTmDSIzRjKR5jU9pZShYpp2Ai vyWcy6LF9RaAEbWifernx/6zff5vBNRk+E+DC8KOmiHX6oGJj8/MD0NAPhhe9dToBbOg 7NyV+M8u6D4F9F+zx5ShY+P/DcQ6oMOMpZHBnS4CfEdV012AQq+bcGVjwm0RgMtTXxc9 7uYtaBcHHAgV3APcIVx/ukWvpB81Jf5By4LzahVi/i3D672cKdNLbHBPBt5xeDGQkx6H qgSg== X-Forwarded-Encrypted: i=1; AJvYcCVMpRSnyk9aBDjBBPARFiuwzILRu0ryhhvBDi0uKqepHLxrnTVOkzXBC1WWbXQdXXvFRjUIrs3uMXwr02U=@vger.kernel.org X-Gm-Message-State: AOJu0Yw1D9GGFdhdLbcva6/WIvpZsq56lGt7sryQwQyAqtadhdp4QRME lp2i/kG3RiQ11IkzSsxEHaPD9NNLAG08yTkcJcs0lzsZX7cchAsiDkG4FYASPb/7BNk= X-Gm-Gg: ASbGnctSGSxohdPx1dki34nOIDaHlYXbhFgg2TjVvYDAzLTNRJ4mMErjY4I5yeGY9Yw YZEgvbxUfKRSqQktuLXTNmp7ejcx+14vO1pXJEhJD/lMNHDruO0sLgAdoHr+9cas6BUStzwchw0 UrvZJDjrxvEu8BKwtrPAJk0Sk9q6xHKsgPysByZeVRStYBOWsUts5cukAwyIKR5yD8zVpFkg4Ag SCWUJXVQlludM5Ij4lBZfskcly6yzMNX4Z1eM7hNVGUcH9/JFUh8avt9xVTIsaVFPTa54aKixPd b4i0gv4Dl3QU52EbsrrKKwSPrjyMl/6/HZ8I/m/ruJopuB/BYbNRd5alnCOBcaeYEX8T1jJRNuY uelaQvfKNaqpu+VbhLjq1X2s/YMV//zv+SwAR2ge8ZWI+py/xM5SXuuC0Ks1NTLtMmuCLsCOtaz 4dOeOmR19DstLQne8oBQ== X-Google-Smtp-Source: AGHT+IE82eFUk/hVv5JzkA8bqsXhoqq+l404vddic1GqJDoG4Xu5ff4Uf0NgyqJJ6Jq6LFzRsve22Q== X-Received: by 2002:a05:600c:3f16:b0:456:1146:5c01 with SMTP id 5b1f17b1804b1-45b43e972abmr8107215e9.12.1755582147370; Mon, 18 Aug 2025 22:42:27 -0700 (PDT) Received: from claudiu-TUXEDO-InfinityBook-Pro-AMD-Gen9.. ([2a02:2f04:620a:8b00:4343:2ee6:dba1:7917]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-45b42a9847fsm25097345e9.26.2025.08.18.22.42.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 18 Aug 2025 22:42:26 -0700 (PDT) From: Claudiu X-Google-Original-From: Claudiu To: vkoul@kernel.org, kishon@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, p.zabel@pengutronix.de, geert+renesas@glider.be, magnus.damm@gmail.com, yoshihiro.shimoda.uh@renesas.com, biju.das.jz@bp.renesas.com Cc: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org Subject: [PATCH v5 5/7] reset: rzg2l-usbphy-ctrl: Add support for RZ/G3S SoC Date: Tue, 19 Aug 2025 08:42:10 +0300 Message-ID: <20250819054212.486426-6-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250819054212.486426-1-claudiu.beznea.uj@bp.renesas.com> References: <20250819054212.486426-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Claudiu Beznea The Renesas RZ/G3S SoC USB PHY HW block receives as input the USB PWRRDY signal from the system controller. Add support for the Renesas RZ/G3S SoC. Signed-off-by: Claudiu Beznea Tested-by: Wolfram Sang --- Changes in v5: - none Changes in v4: - none Changes in v3: - none; this patch is new drivers/reset/reset-rzg2l-usbphy-ctrl.c | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/drivers/reset/reset-rzg2l-usbphy-ctrl.c b/drivers/reset/reset-= rzg2l-usbphy-ctrl.c index 3856072b23a3..924c614f84cd 100644 --- a/drivers/reset/reset-rzg2l-usbphy-ctrl.c +++ b/drivers/reset/reset-rzg2l-usbphy-ctrl.c @@ -108,6 +108,10 @@ static int rzg2l_usbphy_ctrl_status(struct reset_contr= oller_dev *rcdev, =20 static const struct of_device_id rzg2l_usbphy_ctrl_match_table[] =3D { { .compatible =3D "renesas,rzg2l-usbphy-ctrl" }, + { + .compatible =3D "renesas,r9a08g045-usbphy-ctrl", + .data =3D (void *)RZG2L_USBPHY_CTRL_PWRRDY + }, { /* Sentinel */ } }; MODULE_DEVICE_TABLE(of, rzg2l_usbphy_ctrl_match_table); --=20 2.43.0 From nobody Sat Oct 4 08:06:44 2025 Received: from mail-wr1-f43.google.com (mail-wr1-f43.google.com [209.85.221.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D490F3112DE for ; Tue, 19 Aug 2025 05:42:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755582152; cv=none; b=g2FG81lxYBIr+VJqtuM2HM3tmHnS/Mn2kRrU3V5FAtBnwZ13y2bvd7fkcPSNQPNVsAVPt7uJVr7ZlbnqJ8UFoegffhOTVgvqXNE1uIzI92SG9XVcAwS8fUNy00d8bzZbeNbviTmCd7G4hcClfDWeOcD3Yz0vmohDduu3/BEquFA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755582152; c=relaxed/simple; bh=zvYLqAOarWrfDuYAx8SvRiKVQASWxN64GJJN+491o7E=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=MlBETBaE/8gpC2oC7Qk22QexAO/hFDy1NsjhQlgT4Mo68mJJLzCKuNQ7e0tKqzcI2/Mi1I0dg2GJKqv+vjSUT4VsY9A5ziYkXkqdEUTaJVU2PVEKTI5JNiLbsf0oRNBxAZwz5ix/xcShCz4C9YCcG7RF67NDyPm1acfDfpu9ksk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=Fg5bO9GX; arc=none smtp.client-ip=209.85.221.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="Fg5bO9GX" Received: by mail-wr1-f43.google.com with SMTP id ffacd0b85a97d-3b9df0bffc3so3281511f8f.1 for ; Mon, 18 Aug 2025 22:42:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1755582149; x=1756186949; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=4Cj5e9ujZibB123jMncpAMtWn8qKgxY22z4IJdc5luY=; b=Fg5bO9GXFziXR7XobPwKop66uGSO4CHdIheuMlus+rlSUWgLXeCXdZOv/nhuX50dUK iHHOVhAOMfez/Cq4VDfWmPdp47Gb4ompESpvkmyOTQrl8nAJGuvFeaW9fArBINyYQdPq qT5RLVbPUqes1wzJKC0MNsrnfagnCm9M58WS1eNwXdNmYLtcm4X1MxAOVPvvddIlQetZ DL9PaEB9rdIh5p7be1WQiV/4vndhO/7QXmTAScQE3jIgz7LZqW+eXuxxR/FIrIWk7Eej RNkj82/+4iNUnHiS/oAzDvlAK6ibwjct7HSyWc+ZxOjbF6AAh9kQFsWDMAIOXjgGCsfE C2Bg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755582149; x=1756186949; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=4Cj5e9ujZibB123jMncpAMtWn8qKgxY22z4IJdc5luY=; b=fSB6hsZAyGeoxc1fNUknW1mG235FVulQP/l6jMBG+Cs9qU6F4AtRJQfXjG3gQ5zrUo ORdLQ9eNEo4lxEWBBvGz43ooI6HMxMITjFrkcf59Xuth663CgkSxub/vPtdvUR4xsUKW KcQt45k+GxjGT5RiUx56+ik1oPQDEblUUK6jHlWJOui1S6dhu3nX0qxEKQU+/BxpORx/ zuYmq9XmLOt67ORsTlFeZPOdpzVDBpmkLjnsY3R5+l6a6wl0+NthxgqrCGxdQjSQy242 ix3RrObIuUw6i7x+3SBqGJ9DYHWNAg5RSAYhB14/aLT54ji/5GniMqJrTiecsbu0IOnE AmDw== X-Forwarded-Encrypted: i=1; AJvYcCXtjjhQ+1pN9WFH/H4c0MHR28bnS36P+jyIpL4T639sRd02MbqNB1oCUEX67t898xrtpjyjtj8WtDJis/w=@vger.kernel.org X-Gm-Message-State: AOJu0Yx0ElsUwA7svQHLPFIgNaJA20sZo1yXy+gT/ATt3LmwU5UHExQw YohfFQQBCwDBs5SRFqDhb2QUP4meJm/+x6Sd7Js+Az1qduWeDK4+9dCq+4lzCJSvD+w= X-Gm-Gg: ASbGncvLmcEXuKQTURK+/K3IMf4PL2TO142k+zmT5bMJPFg085FaXXcA+Oi/5X3r+vX N+etdDrpaPupTMwQeqlKbwQHkxRXnNI6N65+dnHcBd85KUIcDe2dD+KOM0H+1IWABz+pP5Ds0xN Wiz6z5AZZjGIwBSO1Jrs5lURe7gQYpuwXWb9IwMOt48XasZWfSIew70Vqs3cF4ZCF45AMWBA1fx xGdONcB0564qPphYR80a5paY59YcuaCXmDSlqyC455C+6QoQW/Cmx55fUm1Tje7H409GJuJRWGu vd3v0bN7qy1ZxKsYwzTkqJo0pFvzRGG4ie+EwWKjaDSotfDj+6fbMk0AoRzUnGbLwcf49R7QC02 qKJKaRg++BstVAxGTNLXTglCxzulgOJ3Wtmawluhpe7vEAFEDKLC+jij9LZb2qI68HBqe9sRDBo gohbuwBV8= X-Google-Smtp-Source: AGHT+IHFPZ1WYS1TRNOJs1PLvKhd+CAfSBA92Wzrc+e9qbctLs8+wOrzubrfZ9b75mBvHWVLfR187w== X-Received: by 2002:a05:6000:288b:b0:3b7:8d33:81ea with SMTP id ffacd0b85a97d-3c0ebcc6e99mr669917f8f.29.1755582149270; Mon, 18 Aug 2025 22:42:29 -0700 (PDT) Received: from claudiu-TUXEDO-InfinityBook-Pro-AMD-Gen9.. ([2a02:2f04:620a:8b00:4343:2ee6:dba1:7917]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-45b42a9847fsm25097345e9.26.2025.08.18.22.42.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 18 Aug 2025 22:42:28 -0700 (PDT) From: Claudiu X-Google-Original-From: Claudiu To: vkoul@kernel.org, kishon@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, p.zabel@pengutronix.de, geert+renesas@glider.be, magnus.damm@gmail.com, yoshihiro.shimoda.uh@renesas.com, biju.das.jz@bp.renesas.com Cc: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org Subject: [PATCH v5 6/7] arm64: dts: renesas: r9a08g045: Add USB support Date: Tue, 19 Aug 2025 08:42:11 +0300 Message-ID: <20250819054212.486426-7-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250819054212.486426-1-claudiu.beznea.uj@bp.renesas.com> References: <20250819054212.486426-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Claudiu Beznea Add USB nodes for the Renesas RZ/G3S SoC. This consists of PHY reset, host and device support. Signed-off-by: Claudiu Beznea Tested-by: Wolfram Sang --- Changes in v5: - none Changes in v4: - dropped renesas,sysc-signals from usb2_phy0, usb2_phy1 nodes - s/renesas,sysc-signals/renesas,sysc-pwrrdy/g Changes in v3: - changed the nodes order to keep similar nodes toghether Changes in v2: - this was patch 14/16 in v1 - added renesas,sysc-signal properties to USB PHYs - collected tags - Geert: I kept your tag; please let me know if you consider otherwise=20 arch/arm64/boot/dts/renesas/r9a08g045.dtsi | 118 +++++++++++++++++++++ 1 file changed, 118 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/r9a08g045.dtsi b/arch/arm64/boot/d= ts/renesas/r9a08g045.dtsi index 0364f89776e6..b7ad6db0174b 100644 --- a/arch/arm64/boot/dts/renesas/r9a08g045.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a08g045.dtsi @@ -681,6 +681,124 @@ eth1: ethernet@11c40000 { status =3D "disabled"; }; =20 + phyrst: usbphy-ctrl@11e00000 { + compatible =3D "renesas,r9a08g045-usbphy-ctrl"; + reg =3D <0 0x11e00000 0 0x10000>; + clocks =3D <&cpg CPG_MOD R9A08G045_USB_PCLK>; + resets =3D <&cpg R9A08G045_USB_PRESETN>; + power-domains =3D <&cpg>; + #reset-cells =3D <1>; + renesas,sysc-pwrrdy =3D <&sysc 0xd70 0x1>; + status =3D "disabled"; + + usb0_vbus_otg: regulator-vbus { + regulator-name =3D "vbus"; + }; + }; + + ohci0: usb@11e10000 { + compatible =3D "generic-ohci"; + reg =3D <0 0x11e10000 0 0x100>; + interrupts =3D ; + clocks =3D <&cpg CPG_MOD R9A08G045_USB_PCLK>, + <&cpg CPG_MOD R9A08G045_USB_U2H0_HCLK>; + resets =3D <&phyrst 0>, + <&cpg R9A08G045_USB_U2H0_HRESETN>; + phys =3D <&usb2_phy0 1>; + phy-names =3D "usb"; + power-domains =3D <&cpg>; + status =3D "disabled"; + }; + + ohci1: usb@11e30000 { + compatible =3D "generic-ohci"; + reg =3D <0 0x11e30000 0 0x100>; + interrupts =3D ; + clocks =3D <&cpg CPG_MOD R9A08G045_USB_PCLK>, + <&cpg CPG_MOD R9A08G045_USB_U2H1_HCLK>; + resets =3D <&phyrst 1>, + <&cpg R9A08G045_USB_U2H1_HRESETN>; + phys =3D <&usb2_phy1 1>; + phy-names =3D "usb"; + power-domains =3D <&cpg>; + status =3D "disabled"; + }; + + ehci0: usb@11e10100 { + compatible =3D "generic-ehci"; + reg =3D <0 0x11e10100 0 0x100>; + interrupts =3D ; + clocks =3D <&cpg CPG_MOD R9A08G045_USB_PCLK>, + <&cpg CPG_MOD R9A08G045_USB_U2H0_HCLK>; + resets =3D <&phyrst 0>, + <&cpg R9A08G045_USB_U2H0_HRESETN>; + phys =3D <&usb2_phy0 2>; + phy-names =3D "usb"; + companion =3D <&ohci0>; + power-domains =3D <&cpg>; + status =3D "disabled"; + }; + + ehci1: usb@11e30100 { + compatible =3D "generic-ehci"; + reg =3D <0 0x11e30100 0 0x100>; + interrupts =3D ; + clocks =3D <&cpg CPG_MOD R9A08G045_USB_PCLK>, + <&cpg CPG_MOD R9A08G045_USB_U2H1_HCLK>; + resets =3D <&phyrst 1>, + <&cpg R9A08G045_USB_U2H1_HRESETN>; + phys =3D <&usb2_phy1 2>; + phy-names =3D "usb"; + companion =3D <&ohci1>; + power-domains =3D <&cpg>; + status =3D "disabled"; + }; + + usb2_phy0: usb-phy@11e10200 { + compatible =3D "renesas,usb2-phy-r9a08g045"; + reg =3D <0 0x11e10200 0 0x700>; + interrupts =3D ; + clocks =3D <&cpg CPG_MOD R9A08G045_USB_PCLK>, + <&cpg CPG_MOD R9A08G045_USB_U2H0_HCLK>; + resets =3D <&phyrst 0>, + <&cpg R9A08G045_USB_U2H0_HRESETN>; + #phy-cells =3D <1>; + power-domains =3D <&cpg>; + status =3D "disabled"; + }; + + usb2_phy1: usb-phy@11e30200 { + compatible =3D "renesas,usb2-phy-r9a08g045"; + reg =3D <0 0x11e30200 0 0x700>; + interrupts =3D ; + clocks =3D <&cpg CPG_MOD R9A08G045_USB_PCLK>, + <&cpg CPG_MOD R9A08G045_USB_U2H1_HCLK>; + resets =3D <&phyrst 1>, + <&cpg R9A08G045_USB_U2H1_HRESETN>; + #phy-cells =3D <1>; + power-domains =3D <&cpg>; + status =3D "disabled"; + }; + + hsusb: usb@11e20000 { + compatible =3D "renesas,usbhs-r9a08g045", + "renesas,rzg2l-usbhs"; + reg =3D <0 0x11e20000 0 0x10000>; + interrupts =3D , + , + , + ; + clocks =3D <&cpg CPG_MOD R9A08G045_USB_PCLK>, + <&cpg CPG_MOD R9A08G045_USB_U2P_EXR_CPUCLK>; + resets =3D <&phyrst 0>, + <&cpg R9A08G045_USB_U2P_EXL_SYSRST>; + renesas,buswait =3D <7>; + phys =3D <&usb2_phy0 3>; + phy-names =3D "usb"; + power-domains =3D <&cpg>; + status =3D "disabled"; + }; + gic: interrupt-controller@12400000 { compatible =3D "arm,gic-v3"; #interrupt-cells =3D <3>; --=20 2.43.0 From nobody Sat Oct 4 08:06:44 2025 Received: from mail-wr1-f46.google.com (mail-wr1-f46.google.com [209.85.221.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 61193311952 for ; Tue, 19 Aug 2025 05:42:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755582155; cv=none; b=C8ZwqCLpfu5pzwnFCoWZK/NsqaOWlD3BNaxz43zwOvrxwQ4/7XXEQ9TPPu6KrcQYCeVLdkLU3cPjouSlGzIzqDt3ZVwtReFL3ZMq4athELdj9VmPMTvXmOjPhZAPu/ofzxyOWgIN6vW8XJqijbnMNV/rbBKy+qKibt3IL3u7KvY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755582155; c=relaxed/simple; bh=kvFy3LXocIZtAiY7HYB5GP3F668Ojn0zyNNhkepFRqM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Nymwnpjv9bssxvRxcvqzQbK7oG+InKmVpDEVZUrLT3MlF2Qhr11NLmFZ8E1QJEcoRH0NpZ+PY6eFor1xs6k8maCXaYYX21+H5GJVLgtZSB4j03hNnmA1WckgGEmGAF/EJmj2pxSkQwxxV/bQKkV/tJFtFgi4K+38zUyhOyZR1zg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=A9Mmit63; arc=none smtp.client-ip=209.85.221.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="A9Mmit63" Received: by mail-wr1-f46.google.com with SMTP id ffacd0b85a97d-3b9edf504e6so2298735f8f.3 for ; Mon, 18 Aug 2025 22:42:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1755582151; x=1756186951; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=HtAQijMNmiJzhR3iqNiWjZGtdKFV/63GEvGceN77QSk=; b=A9Mmit63NohErCi29m3/08+B9qgeDcdSnPcrVMmF8h+b0OW0nqGe+cqNTl9i3SByjN yKK3PJ1kjm5wuUbWNGcttouCw1IH0G/rX5IlBjS0uEGE/2KvulTeZOlO1nDj9f/sJsWw DFLZlcb4pcEKcUUq3Gje9OPpNlAml3DrLRb0/EmMOI/9Hvz/0J9aHc9anqhZupbkjyxy 1183zTLxtGKnjBveEh5MsEmPuJaHhiWHea2HQcGBAPe1GhZnfT6BMMisRKucV8SZtQ9Z lmB5L2QTDheHPGRHuqYL0W3uW+KONOREi2D2l2s2rb/iJpQz7Tv7XpHsDdYqv/AAy1ul hfog== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755582151; x=1756186951; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=HtAQijMNmiJzhR3iqNiWjZGtdKFV/63GEvGceN77QSk=; b=mfrRj+47fq7Vr7eFKaInUmztBcefCvfKaKpfdMl9E7STIl5GBt8seXlvDx2qWxvzqn +btQUtacAYrl9sWawbqvBCtR1q5/WyZRe82Z5OueFDqUH8lm+hNM7Qo7N3dUcGBKSjZt P4SJY5J1l0kvpmD1MlFOkDczkRx/hLaMtSEuM3W+VXc37VY4WS2J4f+yfCAqQHVf/Vbu tXmgquI9Ad1ooADSSF6T7xbd181AEP+wWpBWJ5TL2bZknUBYMu4yfqUKI1Y350OEtSDr CoRfm7KCNWrNLVGhECnEdsmssqFRRvH9Octv7QVWQD6aLT31Asff+Ay2bN7tHGazNv+2 fjlw== X-Forwarded-Encrypted: i=1; AJvYcCXD5c8Bml3o+QADW6+aC2G2d4+TLI7+DB+MVHFxJVITQrBTmOAjhhfUZoojObQ23iOsSrd+MdnQZpYv9As=@vger.kernel.org X-Gm-Message-State: AOJu0YwCe33U/zr/h979AI9kWCi2aWdA4n5F9ODDtWGtqvssQGaBwV7k hHgUlyMR/PsvUkuWWouUeJiMlmjrr4LK/6LeigL2molO5OchDEYaVHFU0m/fP9TrpUI= X-Gm-Gg: ASbGnctYuV1z11gNfl7hYFLwu7VWBBlVUpdof0ognGzihQKuQpL5wELccS+bhRlhpWB dC1Hy5p/suyppkKBzBv4kxir5Ligl9DCGL5YdY5qNH9eOSAY1d/3DufXu3UG82Y2wR+5kdFbS3u KNMvslxCoy2Xv9cDD5nkD0cWdxuPQMTGQ2Wk1BH48C1yXimf28qgY+AE0Ju8dCLO0WrEWQL1j5v YZHWZK24wTX/UKcU5PDOnNKVG3oGEtmuYIoJfJ5R1rSmcgy/7x7zkNVeGwd1Avs97s3CRDUJrNa F+n54g6uq3WcZ8LQmGIW8o94nc+65YXBkxTsTgrz4awOgml1OngNGWq5ZXHRL0SDghzgoOR6GG+ MolkIK/+anE+oCEN3zkuQUE0pyaBO55P3dWTePLS799mg0do+4o3p27xLQlt+jbB4hjgIYRDKa0 8RPm40Lwg= X-Google-Smtp-Source: AGHT+IE5u/Ji4OtEHAFWDMwa8ifQPzNcFhg8RELcPq72j0sZQDTpHXAZjXky2s6jwXoajRxZMsRWhQ== X-Received: by 2002:a05:6000:2085:b0:3b7:90db:aaba with SMTP id ffacd0b85a97d-3c0e8beb485mr952895f8f.24.1755582151506; Mon, 18 Aug 2025 22:42:31 -0700 (PDT) Received: from claudiu-TUXEDO-InfinityBook-Pro-AMD-Gen9.. ([2a02:2f04:620a:8b00:4343:2ee6:dba1:7917]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-45b42a9847fsm25097345e9.26.2025.08.18.22.42.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 18 Aug 2025 22:42:30 -0700 (PDT) From: Claudiu X-Google-Original-From: Claudiu To: vkoul@kernel.org, kishon@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, p.zabel@pengutronix.de, geert+renesas@glider.be, magnus.damm@gmail.com, yoshihiro.shimoda.uh@renesas.com, biju.das.jz@bp.renesas.com Cc: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org Subject: [PATCH v5 7/7] arm64: dts: renesas: rzg3s-smarc: Enable USB support Date: Tue, 19 Aug 2025 08:42:12 +0300 Message-ID: <20250819054212.486426-8-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250819054212.486426-1-claudiu.beznea.uj@bp.renesas.com> References: <20250819054212.486426-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Claudiu Beznea Enable USB support (host, device, USB PHYs). Reviewed-by: Geert Uytterhoeven Signed-off-by: Claudiu Beznea Tested-by: Wolfram Sang --- Changes in v5: - none Changes in v4: - none Changes in v3: - collected tags Changes in v2: - this was patch 15/16 in v1: - dropped sysc enablement as it is now done in SoC dtsi file arch/arm64/boot/dts/renesas/rzg3s-smarc.dtsi | 57 ++++++++++++++++++++ 1 file changed, 57 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/rzg3s-smarc.dtsi b/arch/arm64/boot= /dts/renesas/rzg3s-smarc.dtsi index 5e044a4d0234..5586dd43c4d5 100644 --- a/arch/arm64/boot/dts/renesas/rzg3s-smarc.dtsi +++ b/arch/arm64/boot/dts/renesas/rzg3s-smarc.dtsi @@ -92,6 +92,20 @@ &audio_clk2 { clock-frequency =3D <12288000>; }; =20 +&ehci0 { + dr_mode =3D "otg"; + status =3D "okay"; +}; + +&ehci1 { + status =3D "okay"; +}; + +&hsusb { + dr_mode =3D "otg"; + status =3D "okay"; +}; + &i2c0 { status =3D "okay"; =20 @@ -132,6 +146,15 @@ power-monitor@44 { }; }; =20 +&ohci0 { + dr_mode =3D "otg"; + status =3D "okay"; +}; + +&ohci1 { + status =3D "okay"; +}; + &pinctrl { audio_clock_pins: audio-clock { pins =3D "AUDIO_CLK1", "AUDIO_CLK2"; @@ -207,6 +230,27 @@ ssi3_pins: ssi3 { , /* TXD */ ; /* RXD */ }; + + usb0_pins: usb0 { + peri { + pinmux =3D , /* VBUS */ + ; /* OVC */ + }; + + otg { + pinmux =3D ; /* OTG_ID */ + bias-pull-up; + }; + }; + + usb1_pins: usb1 { + pinmux =3D , /* OVC */ + ; /* VBUS */ + }; +}; + +&phyrst { + status =3D "okay"; }; =20 &scif0 { @@ -242,3 +286,16 @@ &ssi3 { pinctrl-0 =3D <&ssi3_pins>, <&audio_clock_pins>; status =3D "okay"; }; + +&usb2_phy0 { + pinctrl-0 =3D <&usb0_pins>; + pinctrl-names =3D "default"; + vbus-supply =3D <&usb0_vbus_otg>; + status =3D "okay"; +}; + +&usb2_phy1 { + pinctrl-0 =3D <&usb1_pins>; + pinctrl-names =3D "default"; + status =3D "okay"; +}; --=20 2.43.0