From nobody Sat Oct 4 12:47:31 2025 Received: from mail-pj1-f47.google.com (mail-pj1-f47.google.com [209.85.216.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3DD9E262FE5 for ; Mon, 18 Aug 2025 04:12:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755490372; cv=none; b=nquL6q5I4zXXLxhNPaK0lG/BW1URt0eWvNhzrX6PLa+Ijg2xZyDYvfb3p7K6SKfQ06bPbyu+KNxeVRo4IPVqw9n4VYKcgmrWyzrCBc03vfcl+Bl80t/nvS0BSH37JqFHlVhAk/av5FiX+aMxTqKHr8ds89Nt0R40s6m7FEpvGJE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755490372; c=relaxed/simple; bh=rmp0C7txImCtQLNbB7l+5FEegOeoCIFY/QO5lS8kFpE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=nQhnSwFKZEkjD2B8gw9xfJhAnSiqrQEpv0BEk/1H2wkgOUsHVwJkejAS6YbHJJha3N0JJ42WtSxgQvuryXXEYHFzVPhNEyOFUvXsLq2vPOrTYjcJ9yGzIi4Hl250c2FtrCZXqkllppSKPhykKuq0mUCRKTzj1rmv6AvglfDeC9U= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com; spf=pass smtp.mailfrom=ventanamicro.com; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b=f/muIKnc; arc=none smtp.client-ip=209.85.216.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b="f/muIKnc" Received: by mail-pj1-f47.google.com with SMTP id 98e67ed59e1d1-32326e7baa1so2885873a91.3 for ; Sun, 17 Aug 2025 21:12:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; t=1755490370; x=1756095170; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=lSO7EIKKecSXu2aYLs1QJ6fLwvTSI8gnzNqTWtwR7X8=; b=f/muIKncdv+8+MqViP76GMiDIwEkNn5v4o/bl7hIktLc3CB3iOfanexZ/7gz2A+ECI RTPTBD0F0gjYTkl/CW1qgZE7rj6tuQD/bWQt0aoa3SFeojCjQWdSV1tAuNjTZlhCYbjN ProQJhkQKvZqzAH1Oq9T31DQHvFVZBIt9RfdxThzDtX0dLQA3qinijADW+PEMeV1OaId ZLg1B4HyGlwhwQ4pqVCNuTKtYnUXoiwIDfoRF3Krd0NWX+uMOqSb/uAMldSOPfA7WaIi gVO6aj5oyPVJM9/C/pe4O4bM82pFV0bGIEyfcC2IEaPCk1QvI8e5N9PvtrkRwGm6cFA7 nK9A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755490370; x=1756095170; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=lSO7EIKKecSXu2aYLs1QJ6fLwvTSI8gnzNqTWtwR7X8=; b=XGs4SbvGAxDOR0jhdpdXWIAoKD3alzRjpv38aj+hw7iJ0NBtp0tdi5Nmwl/pw+1LjY L7+vYjUubGSTerRDa2CSmqarIyCetJWbC6u3q+jZzuMAx707EO0Mm6rR6mMcEA3nguXh k2jj4OmdNIzlYBW25uBep846lQqvoCPToUPZlI93t8W9nrCCifgXuDAZafrKFunrfpvj NO1Khwm2FAqt9lsr7cs/B6y9/UfWQ8udGBClMJFqtZAdzLG4KfTUJUSSfW/d30rrxCMo F3o9vNY18UU3iykEzxpiTBlE5Xb7MjK/HG5eognD2EbUn+BUzvFffKBEec3QCV6wdjuz +iPw== X-Forwarded-Encrypted: i=1; AJvYcCVMMix0Mo1lL+VDdzaEKbjS9B15pE1qo3mNdrCZeHFrjOGCDf+iaXtxWpuW/O36n/VWIsNYtMhJW2+bcVk=@vger.kernel.org X-Gm-Message-State: AOJu0YwB9S06QVtI389MtC486rLV1qHoAFycH2HUqudjp/Dl0xkIndIV FPhxWCPfoZ0VEn191wdXEOy0QRpN2eIB+roOEYGkK+uD3t0MaebRIEhCMQbiTl4+V+I= X-Gm-Gg: ASbGncsx1V7jtA9W4bIyo6HxkBd9EVEo5N+K3bFB9pfvdoDZqTTWu13HF//fN9ZIeF8 Se5Rr5lmBL8tdIBkeTptmClaaQAvpP32Bo5uC2y1oyUedr9QQL9dkbad7SKweAif8UzBsivlZQd MKjkqh1uOMC8rPA7plx27qTplwCBFksKwUWZ3RxGRudTD949yV5gRNlCtJk1OJBwdY5ObXBYvyD OzMjT82TS0rOD7lnNxM2L9BAb291vALC7ZErc5AWugCrAOJOipKyGEJrCkiT1HpOLXBAd38LJMN 3i+qoDDdD5v0nvQHeA+RhOWfeDV57XE0vQz38bbHLQUo8VPjdoNy8agaVDrby+CQyRLkHBNo4YU NixnnNwHFXDjHxgerhmxT8up28ttN+zRzNXLpUCZoRejnd3DavLjxHpFenml6zFY+ X-Google-Smtp-Source: AGHT+IExLgk4LFH6XvWJh2TlOkeN2K8sXn/NODhuvQLQVVN3l8PFGUqseotWWhf1jijDquDiamajVA== X-Received: by 2002:a17:90b:55c4:b0:31f:30a6:56ff with SMTP id 98e67ed59e1d1-32342141f5bmr14558099a91.19.1755490370228; Sun, 17 Aug 2025 21:12:50 -0700 (PDT) Received: from localhost.localdomain ([122.171.17.53]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-32343c70356sm6560972a91.25.2025.08.17.21.12.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 17 Aug 2025 21:12:49 -0700 (PDT) From: Anup Patel To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Jassi Brar , Thomas Gleixner , "Rafael J . Wysocki" , Mika Westerberg , Andy Shevchenko , Linus Walleij , Bartosz Golaszewski , =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= Cc: Palmer Dabbelt , Paul Walmsley , Alexandre Ghiti , Len Brown , Sunil V L , Rahul Pathak , Leyfoon Tan , Atish Patra , Andrew Jones , Samuel Holland , Anup Patel , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-acpi@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Anup Patel Subject: [PATCH v10 20/24] irqchip/irq-riscv-imsic-early: Export imsic_acpi_get_fwnode() Date: Mon, 18 Aug 2025 09:39:16 +0530 Message-ID: <20250818040920.272664-21-apatel@ventanamicro.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250818040920.272664-1-apatel@ventanamicro.com> References: <20250818040920.272664-1-apatel@ventanamicro.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Sunil V L ACPI based loadable drivers which need MSIs will also need imsic_acpi_get_fwnode() to update the device MSI domain so export this function. Reviewed-by: Thomas Gleixner Signed-off-by: Sunil V L Signed-off-by: Anup Patel --- drivers/irqchip/irq-riscv-imsic-early.c | 2 ++ 1 file changed, 2 insertions(+) diff --git a/drivers/irqchip/irq-riscv-imsic-early.c b/drivers/irqchip/irq-= riscv-imsic-early.c index 2709cacf4855..2c4c682627b8 100644 --- a/drivers/irqchip/irq-riscv-imsic-early.c +++ b/drivers/irqchip/irq-riscv-imsic-early.c @@ -7,6 +7,7 @@ #define pr_fmt(fmt) "riscv-imsic: " fmt #include #include +#include #include #include #include @@ -233,6 +234,7 @@ struct fwnode_handle *imsic_acpi_get_fwnode(struct devi= ce *dev) { return imsic_acpi_fwnode; } +EXPORT_SYMBOL_GPL(imsic_acpi_get_fwnode); =20 static int __init imsic_early_acpi_init(union acpi_subtable_headers *heade= r, const unsigned long end) --=20 2.43.0