From nobody Sat Oct 4 12:41:06 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 73AA8263F3C for ; Mon, 18 Aug 2025 04:39:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755492001; cv=none; b=IfWYkAKNUU7yyOsiPkejVonhr3GBcELuBWOW8d4QLVKF5XezlgcWVI/KhERDq8e2kjSxhJIfvR4f//lGCSXgsmPImYgvNlMFCRbgWWAyBkyA+GFYWicxhmIAmNq9GQk+gst3eZ3wIZhs80jsQsC3UnAJl9A++1X7XUvge3ROOC0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755492001; c=relaxed/simple; bh=+29K0VO8BdnUBA9WUiyYSUXUy6xMthzIElpmWNLEhSE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=WDN7ow0K5kVuy0wPslFnwx7KJXjWawR20Elv1sHb+OXSKxCQr/1vLVPPjIJO5ZcYvGlFYKhLnchZ/NzvzQz8DIopqbw8q6tI80lyyZXAzRqo8Hr4fhowEykNOHgwYTXzPyu75VcxfSFY100UlK9gO28EIKbgjqEMVk64BJ3POtQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=gEOEntO0; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="gEOEntO0" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57HM0AUk030458 for ; Mon, 18 Aug 2025 04:39:58 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 2eZaZGVnx0GRSiVYm6ZFwpV5bxOweTD9Y9cZgyPiSKY=; b=gEOEntO0s92c3sTc Dfc+VOm9yHPdT5EAD2lJTyIZg3LAmHxpCykeuNeiSqJIuFCeBis/1q9FBP6U3YUN qNuzgXQ1pCtu6NIMathYFN0z5oC7AHkxO8MKfEGEdvCr4+CE+qW6tfOdkijlWhq9 4WfGAMSF+/cfsYyrLBlzxFnPEOviYEUu0CZ+WXXjBspyRdGfIZD4x3YW4u6YDSEi JszH7u752SLzTEpGAY5le0xdTRhYTCC5VJOlXJ05DdMPVskSF31F6JH1OwsNKke7 piemqA2uw6xRMR8PovlLbpKRZCvt4x9bVWYFjxAEeLkAHMIoUZN1Z0g9rLFU6GEd pjIdqw== Received: from mail-pg1-f197.google.com (mail-pg1-f197.google.com [209.85.215.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48jhagu9wh-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Mon, 18 Aug 2025 04:39:58 +0000 (GMT) Received: by mail-pg1-f197.google.com with SMTP id 41be03b00d2f7-b4716fb3aedso2828804a12.0 for ; Sun, 17 Aug 2025 21:39:58 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755491997; x=1756096797; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=2eZaZGVnx0GRSiVYm6ZFwpV5bxOweTD9Y9cZgyPiSKY=; b=dLcaBrw9uj3MGEssbIUWd78UVHVqqmY431+XXYrcSd+JIa4jeSOvmtFWUP5FZF/Rq5 RuPDh3Lb0gSYXzo5VYHMLTwZzmdPHvEqPKc34EwaxR5W+erRmLGzUi5BW3Sdl2ldCAjB tSI/dAESqCSV/2e5QPbzFVLQsAzfpqd8v3ELBi1iii/YxyxFFnqV3x5NM6rIsgGlpDXv 20RzibbJkxYELD67IId6s92faDaWu2a4ob65BjT1kqpVDqr70n5qtmpGiVBJOp14pcgQ 0olI8kwXkk0Sbx+2eGemeRLiBd8tf/jBInith8+fbvQH0GjvuCm1BTsBeXe9K0TwezZa aolA== X-Forwarded-Encrypted: i=1; AJvYcCWUwXNUOnWGGWLJjTpgj+bIzvWwsqWDkXeF04gXLv02UiUsuMAsw5GNy+1p3V0XLHtpWHdmJ2qIY5RrT9w=@vger.kernel.org X-Gm-Message-State: AOJu0Ywhp9WOeqk9fKlam8Li6hduFdzwaElvQ7Oi1hXNFJMTiRTmVnrx s1cN/pFDbB/xLxLZKvfzzja2U4HK0lXVgfvHkuViPdO7Q0V2n+jyH/bMEes2y3zXOqWzFHm3sP/ eSUD1PFLpBv4KKb9WIzVhCFWZbkAgrdXgdXH+2q8UhlFWAUOoaSUt/tZjYNz6lvlTvdQ= X-Gm-Gg: ASbGnctoSxW5xTgiP/QwoquFq3+d4h/ww08mFHnYKZrLf8rsB9xtMymayWMogGD+wAA 1wBrQroeKZ+2HKMrhISOP2FYMKMLs8AQ8bkUfZZxyntAkSICPKkul09JBP65JkNfKIiG3wKFiz9 cEEsVobgWfDvDUs8HBxuZjPHyAuTaDLki175kV3AvMeBP4tEzKWd/jfxWoOAZ9sqN0TFcLflzPD Ia+BNGToZYq/vzykaXaUzoJcd45VVRpAyh5hwqHTYPVyyGOISKS2oySL5rLBlYeGScqmx1KddQH 8ix8YNypSjIpdYMluVyjrBGzZJsjlJcoK2nqEecLqctuqG4AwkKA8idvvNDNmb+Yzfw+COP80MG p89Jwwd+fRZFalWcIaGD3aBxr2b2JHGKRiBBT8Q90rez6Re7LWbB00mSf X-Received: by 2002:a17:902:cec4:b0:242:3105:1788 with SMTP id d9443c01a7336-24478fbcdefmr105805865ad.45.1755491996997; Sun, 17 Aug 2025 21:39:56 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGQodWE51lV+2Fc5EfdK3jHxjX8OG70liBgBwxlp/SgW0oAQJUuNOZsS24yOwwZbDgYLCv8wg== X-Received: by 2002:a17:902:cec4:b0:242:3105:1788 with SMTP id d9443c01a7336-24478fbcdefmr105805625ad.45.1755491996552; Sun, 17 Aug 2025 21:39:56 -0700 (PDT) Received: from sziotdisp01-gv.qualcomm.com.ap.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com. [103.229.16.4]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2446ca9cffdsm67505765ad.5.2025.08.17.21.39.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 17 Aug 2025 21:39:56 -0700 (PDT) From: Fange Zhang Date: Mon, 18 Aug 2025 12:39:20 +0800 Subject: [PATCH v6 1/2] arm64: dts: qcom: Add display support for QCS615 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250818-add-display-support-for-qcs615-platform-v6-1-62aad5138a78@oss.qualcomm.com> References: <20250818-add-display-support-for-qcs615-platform-v6-0-62aad5138a78@oss.qualcomm.com> In-Reply-To: <20250818-add-display-support-for-qcs615-platform-v6-0-62aad5138a78@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Li Liu , Fange Zhang , dmitry.baryshkov@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, xiangxu.yin@oss.qualcomm.com, Dmitry Baryshkov X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1755491988; l=5826; i=fange.zhang@oss.qualcomm.com; s=20250714; h=from:subject:message-id; bh=fGNhLp1bzV+vw2dicjQ8C1vkcf8uvjd338shboFKUWU=; b=1FMjljsmPDyHgiDq64nmdSLsx/quK5URHrDbDbKfuFj5MfZsgKrsvEaTASH8YSF+xHNmvexiw oujiRJTlS8RCjmL+NJxJ6B6YtVFg1byGRqgqmRiN8fRlnIKGteJR6Ii X-Developer-Key: i=fange.zhang@oss.qualcomm.com; a=ed25519; pk=tn190A7bjF3/EyH7AYy/eNzPoS9lwXGznYamlMv6TE0= X-Authority-Analysis: v=2.4 cv=D9xHKuRj c=1 sm=1 tr=0 ts=68a2ae9e cx=c_pps a=rz3CxIlbcmazkYymdCej/Q==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=COk6AnOGAAAA:8 a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8 a=Aruvlyb1f0gT_6RMG9AA:9 a=QEXdDO2ut3YA:10 a=bFCP_H2QrGi7Okbo017w:22 a=TjNXssC_j7lpFel5tvFf:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-ORIG-GUID: EoyYezeB7r8QH2QX4zes-6LWJZ9Ok8_K X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODE2MDAyNCBTYWx0ZWRfXxCtHyb4Of0to 3NHd9jZ9tdIIgNf/smrvIysR0YMeYZPPPEiygVG3qN86r1rWcVKGdsB3DXngtS6sS7wa5eb4O9U ylL9S/5vWuW9s0Z5NoI4JH8jkQccP6o4/k8AlNyx2yLsxeM3ar7YKPFqrayWqFLMTyunIc69XCK Ld2V4Q8muFk8kZ0KhvZMGoVO+tSj9wF0wb+UzIlYScPQ4yCRvZNhd5lkBiNeZxIY3lcV++VP5sA PnDIi1UEpHiBAigwVV4Nj8nLL/yr50t1dexVMNXlxw0BZaX4g4wFVBE9gPfURxIn7FXsBO5NEIu TnO23CwTHL1bOLcq0qjJoUBHvo4BpTZPItzuSZM8Ea1Zm6nu3LnAMB9eL+1WsLISIuEcZJp+8Ga Zd7n3/9E X-Proofpoint-GUID: EoyYezeB7r8QH2QX4zes-6LWJZ9Ok8_K X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-18_02,2025-08-14_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 malwarescore=0 phishscore=0 impostorscore=0 bulkscore=0 priorityscore=1501 spamscore=0 adultscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508160024 From: Li Liu Add display MDSS and DSI configuration for QCS615 platform. QCS615 has a DP port, and DP support will be added in a later patch. Reviewed-by: Dmitry Baryshkov Signed-off-by: Li Liu Signed-off-by: Fange Zhang --- arch/arm64/boot/dts/qcom/sm6150.dtsi | 182 +++++++++++++++++++++++++++++++= +++- 1 file changed, 180 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm6150.dtsi b/arch/arm64/boot/dts/qco= m/sm6150.dtsi index 50cd9275e4028eb8f689eae215bf47a9e06d4cfb..8c60875b5953f031fac8557d047= d1adf3883db29 100644 --- a/arch/arm64/boot/dts/qcom/sm6150.dtsi +++ b/arch/arm64/boot/dts/qcom/sm6150.dtsi @@ -3,6 +3,7 @@ * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserve= d. */ =20 +#include #include #include #include @@ -3576,14 +3577,191 @@ camcc: clock-controller@ad00000 { #power-domain-cells =3D <1>; }; =20 + mdss: display-subsystem@ae00000 { + compatible =3D "qcom,sm6150-mdss"; + reg =3D <0x0 0x0ae00000 0x0 0x1000>; + reg-names =3D "mdss"; + + interconnects =3D <&mmss_noc MASTER_MDP0 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_DISPLAY_CFG QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "mdp0-mem", + "cpu-cfg"; + + power-domains =3D <&dispcc MDSS_CORE_GDSC>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>; + + interrupts =3D ; + interrupt-controller; + #interrupt-cells =3D <1>; + + iommus =3D <&apps_smmu 0x800 0x0>; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + status =3D "disabled"; + + mdss_mdp: display-controller@ae01000 { + compatible =3D "qcom,sm6150-dpu"; + reg =3D <0x0 0x0ae01000 0x0 0x8f000>, + <0x0 0x0aeb0000 0x0 0x2008>; + reg-names =3D "mdp", + "vbif"; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>, + <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + clock-names =3D "iface", + "bus", + "core", + "vsync"; + + operating-points-v2 =3D <&mdp_opp_table>; + power-domains =3D <&rpmhpd RPMHPD_CX>; + + interrupts-extended =3D <&mdss 0>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + dpu_intf0_out: endpoint { + }; + }; + + port@1 { + reg =3D <1>; + + dpu_intf1_out: endpoint { + remote-endpoint =3D <&mdss_dsi0_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-192000000 { + opp-hz =3D /bits/ 64 <192000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-256000000 { + opp-hz =3D /bits/ 64 <256000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-307200000 { + opp-hz =3D /bits/ 64 <307200000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + }; + }; + + mdss_dsi0: dsi@ae94000 { + compatible =3D "qcom,sm6150-dsi-ctrl", "qcom,mdss-dsi-ctrl"; + reg =3D <0x0 0x0ae94000 0x0 0x400>; + reg-names =3D "dsi_ctrl"; + + interrupts-extended =3D <&mdss 4>; + + clocks =3D <&dispcc DISP_CC_MDSS_BYTE0_CLK>, + <&dispcc DISP_CC_MDSS_BYTE0_INTF_CLK>, + <&dispcc DISP_CC_MDSS_PCLK0_CLK>, + <&dispcc DISP_CC_MDSS_ESC0_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>; + clock-names =3D "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>; + assigned-clock-parents =3D <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>; + + operating-points-v2 =3D <&dsi0_opp_table>; + power-domains =3D <&rpmhpd RPMHPD_CX>; + + phys =3D <&mdss_dsi0_phy>; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + dsi0_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-164000000 { + opp-hz =3D /bits/ 64 <164000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + }; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dsi0_in: endpoint { + remote-endpoint =3D <&dpu_intf1_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dsi0_out: endpoint { + }; + }; + }; + }; + + mdss_dsi0_phy: phy@ae94400 { + compatible =3D "qcom,sm6150-dsi-phy-14nm"; + reg =3D <0x0 0x0ae94400 0x0 0x100>, + <0x0 0x0ae94500 0x0 0x300>, + <0x0 0x0ae94800 0x0 0x124>; + reg-names =3D "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "iface", + "ref"; + + status =3D "disabled"; + }; + }; + dispcc: clock-controller@af00000 { compatible =3D "qcom,qcs615-dispcc"; reg =3D <0 0x0af00000 0 0x20000>; =20 clocks =3D <&rpmhcc RPMH_CXO_CLK>, <&gcc GCC_DISP_GPLL0_DIV_CLK_SRC>, - <0>, - <0>, + <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>, <0>, <0>, <0>; --=20 2.34.1