From nobody Sat Oct 4 12:45:46 2025 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.15]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 22C802264B1; Fri, 15 Aug 2025 22:46:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.15 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755297977; cv=none; b=hk0Xvz8DOz8raUz+auTq91GJjJrtqzQgqJCngbsYvXpIydmzALGezhRI4Vs8bnl4Eys9xFynVCDgmLxJqqo8zwiEytYuuzEqXOWX9WaB6C4WkHGrqr3OAYGc4GGYOzHttCh2aALLpSX0eRV0lE8oeJE3E0C/sx3AFLF6pd3PGf8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755297977; c=relaxed/simple; bh=nTrDeurMGxl2lF9oLF6Hn3KKDLdUdZ8Q5sKmSFjl8e0=; h=From:To:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=YbI71WM1QEnzIOFF2CRECLx0ohUMKB7NdYy7kA+w6/FvCJ0Xl05ymrDKpiv4q//+qZOUNX4sDjoCJc4shZa+dHRV/ZytGFPhLFoxkSCi6g1Ny3R9DK0XjEi+vEQ+1NvP0LwPaAPeZ3B4E7SgHDF/ZGVvFujxIClVBpXLpm9Czew= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=none smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=KFb9IImI; arc=none smtp.client-ip=192.198.163.15 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="KFb9IImI" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1755297976; x=1786833976; h=from:to:subject:date:message-id:in-reply-to:references: mime-version:content-transfer-encoding; bh=nTrDeurMGxl2lF9oLF6Hn3KKDLdUdZ8Q5sKmSFjl8e0=; b=KFb9IImIvvxstLGFZuU3LknuiGoMHF1vQjct+ijdILC3liOE9BJl35/l 1kl7iP2kR2E6waEF/YcFAsvOk9+B14HTLngTMmB0FyDsHS7C7MsSxr5Tk fxMDpPWPruuSDDLkQd80PJi1MQa8eUjUcyGsWwLPhb7C0rolqCpByIIe9 Dk69uaLLwOeJH80EpPOpnEgrGlqCKMs4S6hXPg1x39k/qHnFRu70v0O81 8A+1zqu0yO3adfaohCilRBbVwAu5ej6dW0gVMokqfuLgT1nws78Jn586g L++BWrA7c84WO1WC4bfN3Fvc7pkIqxqHoNBj9ApOoCi5f4DWFHdiIplWp A==; X-CSE-ConnectionGUID: IUETszo9RROLRk1t3Tz2bw== X-CSE-MsgGUID: D3sm64vSSDuw4HU9IhJmFg== X-IronPort-AV: E=McAfee;i="6800,10657,11523"; a="57724934" X-IronPort-AV: E=Sophos;i="6.17,293,1747724400"; d="scan'208";a="57724934" Received: from orviesa009.jf.intel.com ([10.64.159.149]) by fmvoesa109.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 15 Aug 2025 15:46:15 -0700 X-CSE-ConnectionGUID: cBbYpqoQQO2z8r5nmljPpw== X-CSE-MsgGUID: UOtyGzYqTIaE5gbALmp4zg== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.17,293,1747724400"; d="scan'208";a="166734409" Received: from jdoman-mobl3.amr.corp.intel.com (HELO xpardee-desk.lan) ([10.124.223.173]) by orviesa009-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 15 Aug 2025 15:46:14 -0700 From: Xi Pardee To: xi.pardee@linux.intel.com, irenic.rajneesh@gmail.com, david.e.box@linux.intel.com, hdegoede@redhat.com, ilpo.jarvinen@linux.intel.com, platform-driver-x86@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org Subject: [PATCH v3 1/6] platform/x86:intel/pmc: Enable SSRAM support for Lunar Lake Date: Fri, 15 Aug 2025 15:45:59 -0700 Message-ID: <20250815224611.2460255-2-xi.pardee@linux.intel.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250815224611.2460255-1-xi.pardee@linux.intel.com> References: <20250815224611.2460255-1-xi.pardee@linux.intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Enable Lunar Lake platforms to achieve PMC information from Intel PMC SSRAM Telemetry driver and substate requirements data from telemetry region. Signed-off-by: Xi Pardee Reviewed-by: Ilpo J=C3=A4rvinen --- drivers/platform/x86/intel/pmc/lnl.c | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) diff --git a/drivers/platform/x86/intel/pmc/lnl.c b/drivers/platform/x86/in= tel/pmc/lnl.c index da513c234714b..e08a77c778c2c 100644 --- a/drivers/platform/x86/intel/pmc/lnl.c +++ b/drivers/platform/x86/intel/pmc/lnl.c @@ -13,6 +13,10 @@ =20 #include "core.h" =20 +#define SOCM_LPM_REQ_GUID 0x15099748 + +static const u8 LNL_LPM_REG_INDEX[] =3D {0, 4, 5, 6, 8, 9, 10, 11, 12, 13,= 14, 15, 16, 20}; + static const struct pmc_bit_map lnl_ltr_show_map[] =3D { {"SOUTHPORT_A", CNP_PMC_LTR_SPA}, {"SOUTHPORT_B", CNP_PMC_LTR_SPB}, @@ -528,6 +532,16 @@ static const struct pmc_reg_map lnl_socm_reg_map =3D { .lpm_live_status_offset =3D MTL_LPM_LIVE_STATUS_OFFSET, .s0ix_blocker_maps =3D lnl_blk_maps, .s0ix_blocker_offset =3D LNL_S0IX_BLOCKER_OFFSET, + .lpm_reg_index =3D LNL_LPM_REG_INDEX, +}; + +static struct pmc_info lnl_pmc_info_list[] =3D { + { + .guid =3D SOCM_LPM_REQ_GUID, + .devid =3D PMC_DEVID_LNL_SOCM, + .map =3D &lnl_socm_reg_map, + }, + {} }; =20 #define LNL_NPU_PCI_DEV 0x643e @@ -557,6 +571,8 @@ static int lnl_core_init(struct pmc_dev *pmcdev, struct= pmc_dev_info *pmc_dev_in } =20 struct pmc_dev_info lnl_pmc_dev =3D { + .pci_func =3D 2, + .regmap_list =3D lnl_pmc_info_list, .map =3D &lnl_socm_reg_map, .suspend =3D cnl_suspend, .resume =3D lnl_resume, --=20 2.43.0 From nobody Sat Oct 4 12:45:46 2025 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.15]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4CD65270575; Fri, 15 Aug 2025 22:46:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.15 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755297981; cv=none; b=rPeD1aQAVchJby54sXMPKvbJejLba0J3d4KoT3jyd++2xsuSTho9c0D+IswFhbn430ka3tORSGkcaj7JW1DssTYrsTdilncS/E1YOtYPc+8+bNm6BTaAZ2TCi3u5ELGU9IlfbkOJuZ6CARkfvpNCKsVL88XWeKwmvEHIBSVJXlQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755297981; c=relaxed/simple; bh=tyfvZR6c2jtlMiqFXSLHXdmtkWj3ZoQ6BHUcDwglJDc=; h=From:To:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=MctIwLfBbkchUHpBLbJI48iQRCJMNNByqWM4MDcmDkV9BPdw9z0gxzO9H2EBlmHTZqDRFZUhdl+zA8gcneffGl9oYDfgD6Qh73krfrk/xYymkGsy42tSwLi0sqIduOURH0Ebf7FuEjE0pk/psgJbKy0mkDNXFQE0g/9uePrX5Yw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=none smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=YOtCUfsg; arc=none smtp.client-ip=192.198.163.15 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="YOtCUfsg" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1755297979; x=1786833979; h=from:to:subject:date:message-id:in-reply-to:references: mime-version:content-transfer-encoding; bh=tyfvZR6c2jtlMiqFXSLHXdmtkWj3ZoQ6BHUcDwglJDc=; b=YOtCUfsg3GcNJ4MqXW4wbcYHUUKVDX0PVrzQHJV1OCAkaS0Sn4NzW5l8 wRV207BvSvqOHYVhKtwso+OhX2AS6hwdkkYAbrqanHJAgo7NYeLGZivEa Wd03tnYA06uCqEPc9xOrYugGtweCmVOI0+9uNvwYHSzyK7O06soY4X8Rc K3Xcqn0x3A7NsSsZyb8X2jvdhO56EqFJ6aSsvDBTmqaTRAtv6/VOFT/SC t/4/EYOdebJQb/87rbZs8iNHQUXrWa18dpMwRaFP3vuMIhngf1nCEn4dE ldUXRUp0xvbV30zWSwmU4IG54WxN+r1R80jPQREKEMPanH46dck5BKB37 w==; X-CSE-ConnectionGUID: swuF0vVDQw25iBG3RqIHYg== X-CSE-MsgGUID: 78QspDiDSmmVw4prwyhaRQ== X-IronPort-AV: E=McAfee;i="6800,10657,11523"; a="57724939" X-IronPort-AV: E=Sophos;i="6.17,293,1747724400"; d="scan'208";a="57724939" Received: from orviesa009.jf.intel.com ([10.64.159.149]) by fmvoesa109.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 15 Aug 2025 15:46:15 -0700 X-CSE-ConnectionGUID: YvQFVHYdQeyA8/KenFXNhg== X-CSE-MsgGUID: sM9v7TfHRdOefShZM8KJEA== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.17,293,1747724400"; d="scan'208";a="166734410" Received: from jdoman-mobl3.amr.corp.intel.com (HELO xpardee-desk.lan) ([10.124.223.173]) by orviesa009-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 15 Aug 2025 15:46:15 -0700 From: Xi Pardee To: xi.pardee@linux.intel.com, irenic.rajneesh@gmail.com, david.e.box@linux.intel.com, hdegoede@redhat.com, ilpo.jarvinen@linux.intel.com, platform-driver-x86@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org Subject: [PATCH v3 2/6] platform/x86:intel/pmc: Move telemetry endpoint register handling Date: Fri, 15 Aug 2025 15:46:00 -0700 Message-ID: <20250815224611.2460255-3-xi.pardee@linux.intel.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250815224611.2460255-1-xi.pardee@linux.intel.com> References: <20250815224611.2460255-1-xi.pardee@linux.intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Move telemetry endpoint handling to pmc_core_get_telem_info(). This is a preparation patch to introduce a new table to obtain Low Power Mode substate requirement data for platforms starting from Panther Lake. Signed-off-by: Xi Pardee Reviewed-by: Ilpo J=C3=A4rvinen --- drivers/platform/x86/intel/pmc/core.c | 51 +++++++++++++-------------- 1 file changed, 25 insertions(+), 26 deletions(-) diff --git a/drivers/platform/x86/intel/pmc/core.c b/drivers/platform/x86/i= ntel/pmc/core.c index 540cd2fb0673b..a1dd80bdbd413 100644 --- a/drivers/platform/x86/intel/pmc/core.c +++ b/drivers/platform/x86/intel/pmc/core.c @@ -1399,36 +1399,23 @@ static u32 pmc_core_find_guid(struct pmc_info *list= , const struct pmc_reg_map *m * +----+---------------------------------------------------------+ * */ -static int pmc_core_get_lpm_req(struct pmc_dev *pmcdev, struct pmc *pmc, s= truct pci_dev *pcidev) +static int pmc_core_pmt_get_lpm_req(struct pmc_dev *pmcdev, struct pmc *pm= c, + struct telem_endpoint *ep) { - struct telem_endpoint *ep; const u8 *lpm_indices; int num_maps, mode_offset =3D 0; int ret, mode; int lpm_size; - u32 guid; =20 lpm_indices =3D pmc->map->lpm_reg_index; num_maps =3D pmc->map->lpm_num_maps; lpm_size =3D LPM_MAX_NUM_MODES * num_maps; =20 - guid =3D pmc_core_find_guid(pmcdev->regmap_list, pmc->map); - if (!guid) - return -ENXIO; - - ep =3D pmt_telem_find_and_register_endpoint(pcidev, guid, 0); - if (IS_ERR(ep)) { - dev_dbg(&pmcdev->pdev->dev, "couldn't get telem endpoint %pe", ep); - return -EPROBE_DEFER; - } - pmc->lpm_req_regs =3D devm_kzalloc(&pmcdev->pdev->dev, lpm_size * sizeof(u32), GFP_KERNEL); - if (!pmc->lpm_req_regs) { - ret =3D -ENOMEM; - goto unregister_ep; - } + if (!pmc->lpm_req_regs) + return -ENOMEM; =20 mode_offset =3D LPM_HEADER_OFFSET + LPM_MODE_OFFSET; pmc_for_each_mode(mode, pmcdev) { @@ -1442,23 +1429,21 @@ static int pmc_core_get_lpm_req(struct pmc_dev *pmc= dev, struct pmc *pmc, struct if (ret) { dev_err(&pmcdev->pdev->dev, "couldn't read Low Power Mode requirements: %d\n", ret); - goto unregister_ep; + return ret; } ++req_offset; } mode_offset +=3D LPM_REG_COUNT + LPM_MODE_OFFSET; } - -unregister_ep: - pmt_telem_unregister_endpoint(ep); - return ret; } =20 -static int pmc_core_ssram_get_lpm_reqs(struct pmc_dev *pmcdev, int func) +static int pmc_core_get_telem_info(struct pmc_dev *pmcdev, int func) { struct pci_dev *pcidev __free(pci_dev_put) =3D NULL; + struct telem_endpoint *ep; unsigned int i; + u32 guid; int ret; =20 pcidev =3D pci_get_domain_bus_and_slot(0, 0, PCI_DEVFN(20, func)); @@ -1466,10 +1451,24 @@ static int pmc_core_ssram_get_lpm_reqs(struct pmc_d= ev *pmcdev, int func) return -ENODEV; =20 for (i =3D 0; i < ARRAY_SIZE(pmcdev->pmcs); ++i) { - if (!pmcdev->pmcs[i]) + struct pmc *pmc; + + pmc =3D pmcdev->pmcs[i]; + if (!pmc) continue; =20 - ret =3D pmc_core_get_lpm_req(pmcdev, pmcdev->pmcs[i], pcidev); + guid =3D pmc_core_find_guid(pmcdev->regmap_list, pmc->map); + if (!guid) + return -ENXIO; + + ep =3D pmt_telem_find_and_register_endpoint(pcidev, guid, 0); + if (IS_ERR(ep)) { + dev_dbg(&pmcdev->pdev->dev, "couldn't get telem endpoint %pe", ep); + return -EPROBE_DEFER; + } + + ret =3D pmc_core_pmt_get_lpm_req(pmcdev, pmc, ep); + pmt_telem_unregister_endpoint(ep); if (ret) return ret; } @@ -1583,7 +1582,7 @@ int generic_core_init(struct pmc_dev *pmcdev, struct = pmc_dev_info *pmc_dev_info) pmc_core_punit_pmt_init(pmcdev, pmc_dev_info->dmu_guid); =20 if (ssram) { - ret =3D pmc_core_ssram_get_lpm_reqs(pmcdev, pmc_dev_info->pci_func); + ret =3D pmc_core_get_telem_info(pmcdev, pmc_dev_info->pci_func); if (ret) goto unmap_regbase; } --=20 2.43.0 From nobody Sat Oct 4 12:45:46 2025 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.15]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C2DDD2405FD; Fri, 15 Aug 2025 22:46:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.15 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755297979; cv=none; b=dBdNYUiN3kuf+iWU5YtWOW9IT7HbtfUuCn763E7TcTZmlNIskScEWVbbN+KmxZrlmIXColER6umvE13u/Rasw03MmxDLZFwvndz4qHHY9n0WND3NjP+/r5FWTwNvrt3xN5veLJlWSfXtgV/9Fa2IngG7hOlV/PgW01YjLe8hy0I= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755297979; c=relaxed/simple; bh=powQdZtRV1wI6Xf73edribso9Z6LvnZixCxT06oB804=; h=From:To:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=SrISnGnypwl1o12q9H81NbuvplA4Ku3qfolTrPADZ3gcf2QEg9F/RS0xKFLaMTHXCw6xjOR+gFZOB/dBpNeBDabwwboHp/HMu9JrJTPb0Zeg56pvGbDELeH63NmxC7+rpOZ7TQ3B9puIUIdDD2MxHQj+orpykn5n0qbqOeJfXT0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=none smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=QPb56MwM; arc=none smtp.client-ip=192.198.163.15 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="QPb56MwM" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1755297978; x=1786833978; h=from:to:subject:date:message-id:in-reply-to:references: mime-version:content-transfer-encoding; bh=powQdZtRV1wI6Xf73edribso9Z6LvnZixCxT06oB804=; b=QPb56MwM44Oe/dUnU+h8lH9xpzUCydMAgIejAvC1YbMlHZOxN1nndkpe 5lBsmjJEU1czgTe1pk8+mxdv98v5Fl7c+SoSw8kG+/9R/jA3i2ntMhMQs AOOSWcTGLYGCdBSYtA6eGHplYBh91fAOeg4d9wpOHu1iW9NaTU7lvxcsI 0H0XVJBPe+aXJqT3gy4sTc3q8GFbib1MXQWS+EBZRqcmYALifp+Fyxprm GlCNP+jnoYNtBWjDs45wTjULVFGwBt1iluubUmWo0ZnvV8jKlPMUa/fL5 7iLw/MRrC+z4kD0qiJZRIm9wHjLOAvj1+BS2tOT7buynDlN0NGpEurCTB A==; X-CSE-ConnectionGUID: 80zCV9AHTqy8tio2vg3Wzg== X-CSE-MsgGUID: vnuC1515TuqojXMUniz/zQ== X-IronPort-AV: E=McAfee;i="6800,10657,11523"; a="57724944" X-IronPort-AV: E=Sophos;i="6.17,293,1747724400"; d="scan'208";a="57724944" Received: from orviesa009.jf.intel.com ([10.64.159.149]) by fmvoesa109.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 15 Aug 2025 15:46:16 -0700 X-CSE-ConnectionGUID: 3a1FmGBUR8S8hWxIKcVpsA== X-CSE-MsgGUID: 2G9ZV59xQCSEUtZIJFmjdw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.17,293,1747724400"; d="scan'208";a="166734411" Received: from jdoman-mobl3.amr.corp.intel.com (HELO xpardee-desk.lan) ([10.124.223.173]) by orviesa009-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 15 Aug 2025 15:46:16 -0700 From: Xi Pardee To: xi.pardee@linux.intel.com, irenic.rajneesh@gmail.com, david.e.box@linux.intel.com, hdegoede@redhat.com, ilpo.jarvinen@linux.intel.com, platform-driver-x86@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org Subject: [PATCH v3 3/6] platform/x86:intel/pmc: Improve function to show substate header Date: Fri, 15 Aug 2025 15:46:01 -0700 Message-ID: <20250815224611.2460255-4-xi.pardee@linux.intel.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250815224611.2460255-1-xi.pardee@linux.intel.com> References: <20250815224611.2460255-1-xi.pardee@linux.intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Refactor pmc_core_substate_req_header_show() to accept a new argument. This is a preparation patch to introduce a new way to show Low Power Mode substate requirement data for platforms starting from Panther Lake. Increased the size for the name column as the Low Power Mode requirement register name is longer in newer platforms. Signed-off-by: Xi Pardee --- drivers/platform/x86/intel/pmc/core.c | 22 ++++++++++++++++------ 1 file changed, 16 insertions(+), 6 deletions(-) diff --git a/drivers/platform/x86/intel/pmc/core.c b/drivers/platform/x86/i= ntel/pmc/core.c index a1dd80bdbd413..cbfdcdc50ad21 100644 --- a/drivers/platform/x86/intel/pmc/core.c +++ b/drivers/platform/x86/intel/pmc/core.c @@ -11,6 +11,11 @@ =20 #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt =20 +enum header_type { + HEADER_STATUS, + HEADER_VALUE +}; + #include #include #include @@ -828,17 +833,22 @@ static int pmc_core_substate_l_sts_regs_show(struct s= eq_file *s, void *unused) } DEFINE_SHOW_ATTRIBUTE(pmc_core_substate_l_sts_regs); =20 -static void pmc_core_substate_req_header_show(struct seq_file *s, int pmc_= index) +static void pmc_core_substate_req_header_show(struct seq_file *s, int pmc_= index, + enum header_type type) { struct pmc_dev *pmcdev =3D s->private; int mode; =20 - seq_printf(s, "%30s |", "Element"); + seq_printf(s, "%40s |", "Element"); pmc_for_each_mode(mode, pmcdev) seq_printf(s, " %9s |", pmc_lpm_modes[mode]); =20 - seq_printf(s, " %9s |", "Status"); - seq_printf(s, " %11s |\n", "Live Status"); + if (type =3D=3D HEADER_STATUS) { + seq_printf(s, " %9s |", "Status"); + seq_printf(s, " %11s |\n", "Live Status"); + } else { + seq_printf(s, " %9s |\n", "Value"); + } } =20 static int pmc_core_substate_req_regs_show(struct seq_file *s, void *unuse= d) @@ -872,7 +882,7 @@ static int pmc_core_substate_req_regs_show(struct seq_f= ile *s, void *unused) continue; =20 /* Display the header */ - pmc_core_substate_req_header_show(s, pmc_index); + pmc_core_substate_req_header_show(s, pmc_index, HEADER_STATUS); =20 /* Loop over maps */ for (mp =3D 0; mp < num_maps; mp++) { @@ -910,7 +920,7 @@ static int pmc_core_substate_req_regs_show(struct seq_f= ile *s, void *unused) } =20 /* Display the element name in the first column */ - seq_printf(s, "pmc%d: %26s |", pmc_index, map[i].name); + seq_printf(s, "pmc%d: %34s |", pmc_index, map[i].name); =20 /* Loop over the enabled states and display if required */ pmc_for_each_mode(mode, pmcdev) { --=20 2.43.0 From nobody Sat Oct 4 12:45:46 2025 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.15]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0C99426AA88; Fri, 15 Aug 2025 22:46:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.15 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755297980; cv=none; b=HC7ZyesVV5d39iA/jNjY8ksgxrTgKR0Eqyga7yI3zN8DfTh21ujPfKIlmTl4vWHZjVqGkf7Gi087xDgcam6LcVsWcor93y+0yyndpZsEUpCEJTIjnaEqknN3nDLt/IVLaK3nKt90geiSF2vbGOxvBVHTWoSjSHy6FSjeRO8Qaxc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755297980; c=relaxed/simple; bh=z3bNqdRrDC37+83dmJwKJUGvPN5EJnjUN4Qf25BVkDo=; h=From:To:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=bJOVu7IezXgsu+wqsJpczF1gx46Y14UQbLaVVXYn+zbuVC1RVC1o6720dgsgpdBc/OcaGKK1kzzRf9GHPWzQoiXKCqZZhhh6P4mNyVnJShdZaE1JgKpd3uc/JJL/0RGLudM6GE4IV1rJM9iGax+MCcoAZqwBBL5wjHBtlpPEMvM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=none smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=cQe64OwF; arc=none smtp.client-ip=192.198.163.15 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="cQe64OwF" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1755297978; x=1786833978; h=from:to:subject:date:message-id:in-reply-to:references: mime-version:content-transfer-encoding; bh=z3bNqdRrDC37+83dmJwKJUGvPN5EJnjUN4Qf25BVkDo=; b=cQe64OwFBBCzEYx0ueNM0IwlHRoa8XjV/rnnYYh/BAnyPpqLI2GvvS1F RH0H2adXm+f9UKgVtIJ+nfZFpYuI4oIjqMH4dFg45EXEtNIfqto3EBc0y Rbdi4WbfeS0YRRbtvDdOUsYRINmmCu1t5dyPA2wY5o0TGQ7oyeUJRaXIz DEtYkPq3bEDRxDPJnIxeQMjrBnHSsKcVysshJ4fUTunVKIyUhyGVd7fdF M56gwYmLqJ0lz4Wps7vGPNNqzVqdVy6vqyInufDsRxZm17mw59rfSYx43 /1JbidU+noUnh31R7Jpo8X3COuFp8+DzVDzRonmtRrGDYbC+OTkOK50Kw Q==; X-CSE-ConnectionGUID: uUB/t1TNSfSygdCZ6rLa4A== X-CSE-MsgGUID: SfTYwQGgTGaGxunMXd97wA== X-IronPort-AV: E=McAfee;i="6800,10657,11523"; a="57724948" X-IronPort-AV: E=Sophos;i="6.17,293,1747724400"; d="scan'208";a="57724948" Received: from orviesa009.jf.intel.com ([10.64.159.149]) by fmvoesa109.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 15 Aug 2025 15:46:17 -0700 X-CSE-ConnectionGUID: YOL2IUhEQCebQ0Gd+SMCmA== X-CSE-MsgGUID: gJHWa4tISl6ti6sBhcK7SQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.17,293,1747724400"; d="scan'208";a="166734418" Received: from jdoman-mobl3.amr.corp.intel.com (HELO xpardee-desk.lan) ([10.124.223.173]) by orviesa009-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 15 Aug 2025 15:46:16 -0700 From: Xi Pardee To: xi.pardee@linux.intel.com, irenic.rajneesh@gmail.com, david.e.box@linux.intel.com, hdegoede@redhat.com, ilpo.jarvinen@linux.intel.com, platform-driver-x86@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org Subject: [PATCH v3 4/6] platform/x86:intel/pmc: Show substate requirement for S0ix blockers Date: Fri, 15 Aug 2025 15:46:02 -0700 Message-ID: <20250815224611.2460255-5-xi.pardee@linux.intel.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250815224611.2460255-1-xi.pardee@linux.intel.com> References: <20250815224611.2460255-1-xi.pardee@linux.intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add support to read and show S0ix blocker substate requirements. Starting from Panther Lake, substate requirement data is provided based on S0ix blockers instead of all low power mode requirements. For platforms that support this new feature, add support to display substate requirements based on S0ix blockers. Change the "substate_requirements" attribute of Intel PMC Core driver to show the substate requirements for each S0ix blocker and the corresponding S0ix blocker value. Signed-off-by: Xi Pardee --- drivers/platform/x86/intel/pmc/arl.c | 4 + drivers/platform/x86/intel/pmc/core.c | 126 ++++++++++++++++++++++++-- drivers/platform/x86/intel/pmc/core.h | 14 +++ drivers/platform/x86/intel/pmc/lnl.c | 2 + drivers/platform/x86/intel/pmc/mtl.c | 2 + 5 files changed, 138 insertions(+), 10 deletions(-) diff --git a/drivers/platform/x86/intel/pmc/arl.c b/drivers/platform/x86/in= tel/pmc/arl.c index 9d66d65e75779..17ad87b392abe 100644 --- a/drivers/platform/x86/intel/pmc/arl.c +++ b/drivers/platform/x86/intel/pmc/arl.c @@ -725,9 +725,11 @@ struct pmc_dev_info arl_pmc_dev =3D { .dmu_guid =3D ARL_PMT_DMU_GUID, .regmap_list =3D arl_pmc_info_list, .map =3D &arl_socs_reg_map, + .sub_req_show =3D &pmc_core_substate_req_regs_fops, .suspend =3D cnl_suspend, .resume =3D arl_resume, .init =3D arl_core_init, + .sub_req =3D pmc_core_pmt_get_lpm_req, }; =20 struct pmc_dev_info arl_h_pmc_dev =3D { @@ -735,7 +737,9 @@ struct pmc_dev_info arl_h_pmc_dev =3D { .dmu_guid =3D ARL_PMT_DMU_GUID, .regmap_list =3D arl_pmc_info_list, .map =3D &mtl_socm_reg_map, + .sub_req_show =3D &pmc_core_substate_req_regs_fops, .suspend =3D cnl_suspend, .resume =3D arl_h_resume, .init =3D arl_h_core_init, + .sub_req =3D pmc_core_pmt_get_lpm_req, }; diff --git a/drivers/platform/x86/intel/pmc/core.c b/drivers/platform/x86/i= ntel/pmc/core.c index cbfdcdc50ad21..a0b948a875a5a 100644 --- a/drivers/platform/x86/intel/pmc/core.c +++ b/drivers/platform/x86/intel/pmc/core.c @@ -851,6 +851,68 @@ static void pmc_core_substate_req_header_show(struct s= eq_file *s, int pmc_index, } } =20 +static int pmc_core_substate_blk_req_show(struct seq_file *s, void *unused) +{ + struct pmc_dev *pmcdev =3D s->private; + unsigned int pmc_index; + + for (pmc_index =3D 0; pmc_index < ARRAY_SIZE(pmcdev->pmcs); pmc_index++) { + const struct pmc_bit_map **maps; + unsigned int arr_size, r_idx; + u32 offset, counter; + u32 *lpm_req_regs; + struct pmc *pmc; + + pmc =3D pmcdev->pmcs[pmc_index]; + if (!pmc || !pmc->lpm_req_regs) + continue; + + lpm_req_regs =3D pmc->lpm_req_regs; + maps =3D pmc->map->s0ix_blocker_maps; + offset =3D pmc->map->s0ix_blocker_offset; + arr_size =3D pmc_core_lpm_get_arr_size(maps); + + /* Display the header */ + pmc_core_substate_req_header_show(s, pmc_index, HEADER_VALUE); + + for (r_idx =3D 0; r_idx < arr_size; r_idx++) { + const struct pmc_bit_map *map; + + for (map =3D maps[r_idx]; map->name; map++) { + int mode; + + if (!map->blk) + continue; + + counter =3D pmc_core_reg_read(pmc, offset); + seq_printf(s, "pmc%d: %34s |", pmc_index, map->name); + pmc_for_each_mode(mode, pmcdev) { + bool required =3D *lpm_req_regs & BIT(mode); + + seq_printf(s, " %9s |", required ? "Required" : " "); + } + seq_printf(s, " %9d |\n", counter); + offset +=3D map->blk * S0IX_BLK_SIZE; + lpm_req_regs++; + } + } + } + return 0; +} + +static int pmc_core_substate_blk_req_open(struct inode *inode, struct file= *file) +{ + return single_open(file, pmc_core_substate_blk_req_show, inode->i_private= ); +} + +const struct file_operations pmc_core_substate_blk_req_fops =3D { + .owner =3D THIS_MODULE, + .open =3D pmc_core_substate_blk_req_open, + .read =3D seq_read, + .llseek =3D seq_lseek, + .release =3D single_release, +}; + static int pmc_core_substate_req_regs_show(struct seq_file *s, void *unuse= d) { struct pmc_dev *pmcdev =3D s->private; @@ -941,7 +1003,19 @@ static int pmc_core_substate_req_regs_show(struct seq= _file *s, void *unused) } return 0; } -DEFINE_SHOW_ATTRIBUTE(pmc_core_substate_req_regs); + +static int pmc_core_substate_req_regs_open(struct inode *inode, struct fil= e *file) +{ + return single_open(file, pmc_core_substate_req_regs_show, inode->i_privat= e); +} + +const struct file_operations pmc_core_substate_req_regs_fops =3D { + .owner =3D THIS_MODULE, + .open =3D pmc_core_substate_req_regs_open, + .read =3D seq_read, + .llseek =3D seq_lseek, + .release =3D single_release, +}; =20 static unsigned int pmc_core_get_crystal_freq(void) { @@ -1274,7 +1348,7 @@ static void pmc_core_dbgfs_unregister(struct pmc_dev = *pmcdev) debugfs_remove_recursive(pmcdev->dbgfs_dir); } =20 -static void pmc_core_dbgfs_register(struct pmc_dev *pmcdev) +static void pmc_core_dbgfs_register(struct pmc_dev *pmcdev, struct pmc_dev= _info *pmc_dev_info) { struct pmc *primary_pmc =3D pmcdev->pmcs[PMC_IDX_MAIN]; struct dentry *dir; @@ -1341,7 +1415,7 @@ static void pmc_core_dbgfs_register(struct pmc_dev *p= mcdev) if (primary_pmc->lpm_req_regs) { debugfs_create_file("substate_requirements", 0444, pmcdev->dbgfs_dir, pmcdev, - &pmc_core_substate_req_regs_fops); + pmc_dev_info->sub_req_show); } =20 if (primary_pmc->map->pson_residency_offset && pmc_core_is_pson_residency= _enabled(pmcdev)) { @@ -1409,8 +1483,7 @@ static u32 pmc_core_find_guid(struct pmc_info *list, = const struct pmc_reg_map *m * +----+---------------------------------------------------------+ * */ -static int pmc_core_pmt_get_lpm_req(struct pmc_dev *pmcdev, struct pmc *pm= c, - struct telem_endpoint *ep) +int pmc_core_pmt_get_lpm_req(struct pmc_dev *pmcdev, struct pmc *pmc, stru= ct telem_endpoint *ep) { const u8 *lpm_indices; int num_maps, mode_offset =3D 0; @@ -1448,7 +1521,37 @@ static int pmc_core_pmt_get_lpm_req(struct pmc_dev *= pmcdev, struct pmc *pmc, return ret; } =20 -static int pmc_core_get_telem_info(struct pmc_dev *pmcdev, int func) +int pmc_core_pmt_get_blk_sub_req(struct pmc_dev *pmcdev, struct pmc *pmc, + struct telem_endpoint *ep) +{ + u32 num_blocker, sample_id; + unsigned int index; + u32 *req_offset; + int ret; + + num_blocker =3D pmc->map->num_s0ix_blocker; + sample_id =3D pmc->map->blocker_req_offset; + + pmc->lpm_req_regs =3D devm_kcalloc(&pmcdev->pdev->dev, num_blocker, + sizeof(u32), GFP_KERNEL); + if (!pmc->lpm_req_regs) + return -ENOMEM; + + req_offset =3D pmc->lpm_req_regs; + for (index =3D 0; index < num_blocker; index++) { + ret =3D pmt_telem_read32(ep, sample_id, req_offset, 1); + if (ret) { + dev_err(&pmcdev->pdev->dev, + "couldn't read Low Power Mode requirements: %d\n", ret); + return ret; + } + sample_id++; + req_offset++; + } + return 0; +} + +static int pmc_core_get_telem_info(struct pmc_dev *pmcdev, struct pmc_dev_= info *pmc_dev_info) { struct pci_dev *pcidev __free(pci_dev_put) =3D NULL; struct telem_endpoint *ep; @@ -1456,11 +1559,12 @@ static int pmc_core_get_telem_info(struct pmc_dev *= pmcdev, int func) u32 guid; int ret; =20 - pcidev =3D pci_get_domain_bus_and_slot(0, 0, PCI_DEVFN(20, func)); + pcidev =3D pci_get_domain_bus_and_slot(0, 0, PCI_DEVFN(20, pmc_dev_info->= pci_func)); if (!pcidev) return -ENODEV; =20 for (i =3D 0; i < ARRAY_SIZE(pmcdev->pmcs); ++i) { + int (*sub_req)(struct pmc_dev *pmcdev, struct pmc *pmc, struct telem_end= point *ep); struct pmc *pmc; =20 pmc =3D pmcdev->pmcs[i]; @@ -1477,7 +1581,9 @@ static int pmc_core_get_telem_info(struct pmc_dev *pm= cdev, int func) return -EPROBE_DEFER; } =20 - ret =3D pmc_core_pmt_get_lpm_req(pmcdev, pmc, ep); + sub_req =3D pmc_dev_info->sub_req; + ret =3D sub_req(pmcdev, pmc, ep); + pmt_telem_unregister_endpoint(ep); if (ret) return ret; @@ -1592,7 +1698,7 @@ int generic_core_init(struct pmc_dev *pmcdev, struct = pmc_dev_info *pmc_dev_info) pmc_core_punit_pmt_init(pmcdev, pmc_dev_info->dmu_guid); =20 if (ssram) { - ret =3D pmc_core_get_telem_info(pmcdev, pmc_dev_info->pci_func); + ret =3D pmc_core_get_telem_info(pmcdev, pmc_dev_info); if (ret) goto unmap_regbase; } @@ -1766,7 +1872,7 @@ static int pmc_core_probe(struct platform_device *pde= v) pmcdev->pmc_xram_read_bit =3D pmc_core_check_read_lock_bit(primary_pmc); pmc_core_do_dmi_quirks(primary_pmc); =20 - pmc_core_dbgfs_register(pmcdev); + pmc_core_dbgfs_register(pmcdev, pmc_dev_info); pm_report_max_hw_sleep(FIELD_MAX(SLP_S0_RES_COUNTER_MASK) * pmc_core_adjust_slp_s0_step(primary_pmc, 1)); =20 diff --git a/drivers/platform/x86/intel/pmc/core.h b/drivers/platform/x86/i= ntel/pmc/core.h index 4a94a4ee031e6..bfe8fba808063 100644 --- a/drivers/platform/x86/intel/pmc/core.h +++ b/drivers/platform/x86/intel/pmc/core.h @@ -344,6 +344,8 @@ struct pmc_bit_map { * @pm_read_disable_bit: Bit index to read PMC_READ_DISABLE * @slps0_dbg_offset: PWRMBASE offset to SLP_S0_DEBUG_REG* * @s0ix_blocker_offset PWRMBASE offset to S0ix blocker counter + * @num_s0ix_blocker: Number of S0ix blockers + * @blocker_req_offset: Telemetry offset to S0ix blocker low power mode su= bstate requirement table * * Each PCH has unique set of register offsets and bit indexes. This struc= ture * captures them to have a common implementation. @@ -369,6 +371,8 @@ struct pmc_reg_map { const u32 ltr_ignore_max; const u32 pm_vric1_offset; const u32 s0ix_blocker_offset; + const u32 num_s0ix_blocker; + const u32 blocker_req_offset; /* Low Power Mode registers */ const int lpm_num_maps; const int lpm_num_modes; @@ -474,18 +478,22 @@ enum pmc_index { * SSRAM support. * @map: Pointer to a pmc_reg_map struct that contains platform * specific attributes of the primary PMC + * @sub_req_show: File operations to show substate requirements * @suspend: Function to perform platform specific suspend * @resume: Function to perform platform specific resume * @init: Function to perform platform specific init action + * @sub_req: Function to achieve low power mode substate requirements */ struct pmc_dev_info { u8 pci_func; u32 dmu_guid; struct pmc_info *regmap_list; const struct pmc_reg_map *map; + const struct file_operations *sub_req_show; void (*suspend)(struct pmc_dev *pmcdev); int (*resume)(struct pmc_dev *pmcdev); int (*init)(struct pmc_dev *pmcdev, struct pmc_dev_info *pmc_dev_info); + int (*sub_req)(struct pmc_dev *pmcdev, struct pmc *pmc, struct telem_endp= oint *ep); }; =20 extern const struct pmc_bit_map msr_map[]; @@ -531,6 +539,12 @@ extern struct pmc_dev_info ptl_pmc_dev; =20 void cnl_suspend(struct pmc_dev *pmcdev); int cnl_resume(struct pmc_dev *pmcdev); +int pmc_core_pmt_get_lpm_req(struct pmc_dev *pmcdev, struct pmc *pmc, stru= ct telem_endpoint *ep); +int pmc_core_pmt_get_blk_sub_req(struct pmc_dev *pmcdev, struct pmc *pmc, + struct telem_endpoint *ep); + +extern const struct file_operations pmc_core_substate_req_regs_fops; +extern const struct file_operations pmc_core_substate_blk_req_fops; =20 #define pmc_for_each_mode(mode, pmcdev) \ for (unsigned int __i =3D 0, __cond; \ diff --git a/drivers/platform/x86/intel/pmc/lnl.c b/drivers/platform/x86/in= tel/pmc/lnl.c index e08a77c778c2c..6fa027e7071f4 100644 --- a/drivers/platform/x86/intel/pmc/lnl.c +++ b/drivers/platform/x86/intel/pmc/lnl.c @@ -574,7 +574,9 @@ struct pmc_dev_info lnl_pmc_dev =3D { .pci_func =3D 2, .regmap_list =3D lnl_pmc_info_list, .map =3D &lnl_socm_reg_map, + .sub_req_show =3D &pmc_core_substate_req_regs_fops, .suspend =3D cnl_suspend, .resume =3D lnl_resume, .init =3D lnl_core_init, + .sub_req =3D pmc_core_pmt_get_lpm_req, }; diff --git a/drivers/platform/x86/intel/pmc/mtl.c b/drivers/platform/x86/in= tel/pmc/mtl.c index faa13a7ee688f..0b87e10f864e6 100644 --- a/drivers/platform/x86/intel/pmc/mtl.c +++ b/drivers/platform/x86/intel/pmc/mtl.c @@ -997,7 +997,9 @@ struct pmc_dev_info mtl_pmc_dev =3D { .dmu_guid =3D MTL_PMT_DMU_GUID, .regmap_list =3D mtl_pmc_info_list, .map =3D &mtl_socm_reg_map, + .sub_req_show =3D &pmc_core_substate_req_regs_fops, .suspend =3D cnl_suspend, .resume =3D mtl_resume, .init =3D mtl_core_init, + .sub_req =3D pmc_core_pmt_get_lpm_req, }; --=20 2.43.0 From nobody Sat Oct 4 12:45:46 2025 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.15]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A6002271450; Fri, 15 Aug 2025 22:46:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.15 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755297981; cv=none; b=eEc/XjdObW22LT6b4/tHyjkksTwwzcaeaip8tfm42KRMuIanrDf5DeoCFbjCHc7NO8M3P5TEt9OIoJqIGiWRTXv/2Hqrkcdi2gdwiFu/Z/levC0DM32Ikf/8FwQlRPYW6cLHIsjRR33DsIX7vWvFdDIyRW9/iYaABt1ED2bqxoo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755297981; c=relaxed/simple; bh=veqnkhCJzvC3VubiHCbUfx83CHAy+jlgGyxiw3e5WNU=; h=From:To:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=fFeu7AsdYL664vs+FB4QaYukU7SN4aOq8U9Gp47hjFQWSZvlQzJD4li+q48xqPm47nLlt6FXalnkJoD2cSEHAM9f8yYh186m+BZ8bbCYoX7ClP/ASX5K28fjOBPBw6O7L01GIOW8uIdfOqVg39E82Zgu/08AltUZsbhGPMinKcE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=none smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=h5DZbkYR; arc=none smtp.client-ip=192.198.163.15 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="h5DZbkYR" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1755297980; x=1786833980; h=from:to:subject:date:message-id:in-reply-to:references: mime-version:content-transfer-encoding; bh=veqnkhCJzvC3VubiHCbUfx83CHAy+jlgGyxiw3e5WNU=; b=h5DZbkYRWO/HNdmiv/OjBbf8ni+b1jBeSysFULPoT8oHcyITmYgeEY6P BSVaPAyJXat452G0RINkGElJF7fBoTQUChaFPfVmrZh7F2w118gDHEPj4 WG0FypqGHsvt7ifGYuTvnmoadktQuwhhcaUKSprHdiOpKXuuTLIw1NlBN xizS9vjOVE/sBeGRgEp0RVP5ny3N8E38ZSpYHSsYy+1VpV8fW7E7i4ldQ qXpA8O5ZkP2oVKA4PqBM6vF+czjBVsOVNCJ7JxOHOq3Axy0Ra94mL3nmc 1EIVlUCYDoQ1lT7sVzZK8zTzE6FMfihvAcnkv6rTKQC2jIgvLPTzcvtBS Q==; X-CSE-ConnectionGUID: 7GgVutFUTOaoLmrIaBEjTQ== X-CSE-MsgGUID: ujNFa4y/TCamG40w96q1Cw== X-IronPort-AV: E=McAfee;i="6800,10657,11523"; a="57724951" X-IronPort-AV: E=Sophos;i="6.17,293,1747724400"; d="scan'208";a="57724951" Received: from orviesa009.jf.intel.com ([10.64.159.149]) by fmvoesa109.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 15 Aug 2025 15:46:17 -0700 X-CSE-ConnectionGUID: /CSn7fu9SN62nWOhYGaaNw== X-CSE-MsgGUID: vUFCUfT8TFKt/03p7GIF/A== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.17,293,1747724400"; d="scan'208";a="166734420" Received: from jdoman-mobl3.amr.corp.intel.com (HELO xpardee-desk.lan) ([10.124.223.173]) by orviesa009-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 15 Aug 2025 15:46:17 -0700 From: Xi Pardee To: xi.pardee@linux.intel.com, irenic.rajneesh@gmail.com, david.e.box@linux.intel.com, hdegoede@redhat.com, ilpo.jarvinen@linux.intel.com, platform-driver-x86@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org Subject: [PATCH v3 5/6] platform/x86:intel/pmc: Show device and function number Date: Fri, 15 Aug 2025 15:46:03 -0700 Message-ID: <20250815224611.2460255-6-xi.pardee@linux.intel.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250815224611.2460255-1-xi.pardee@linux.intel.com> References: <20250815224611.2460255-1-xi.pardee@linux.intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add support to show device and function number for S0ix blockers. This feature depends on S0ix blocker substate requirement table and BDF association table. This feature is available for platforms starting from Pather Lake. Only a subset of S0ix blockers has device and function number associated to it. Get the availability information from the substate requirement table. Get the device and function number mapping information for each S0ix blocker from the BDF association table. Signed-off-by: Xi Pardee --- drivers/platform/x86/intel/pmc/core.c | 182 +++++++++++++++++++++++++- drivers/platform/x86/intel/pmc/core.h | 23 +++- 2 files changed, 203 insertions(+), 2 deletions(-) diff --git a/drivers/platform/x86/intel/pmc/core.c b/drivers/platform/x86/i= ntel/pmc/core.c index a0b948a875a5a..69ee40cbb8b8a 100644 --- a/drivers/platform/x86/intel/pmc/core.c +++ b/drivers/platform/x86/intel/pmc/core.c @@ -1017,6 +1017,38 @@ const struct file_operations pmc_core_substate_req_r= egs_fops =3D { .release =3D single_release, }; =20 +static int pmc_core_bdf_show(struct seq_file *s, void *unused) +{ + struct pmc_dev *pmcdev =3D s->private; + unsigned int pmcidx; + + seq_printf(s, "%36s | %15s | %15s |\n", "Element", "Device Number", "Func= tion Number"); + for (pmcidx =3D 0; pmcidx < ARRAY_SIZE(pmcdev->pmcs); pmcidx++) { + const char *name =3D NULL; + struct list_head *cur; + struct bdf_entry *bdf; + struct pmc *pmc; + + pmc =3D pmcdev->pmcs[pmcidx]; + if (!pmc) + continue; + + list_for_each(cur, pmc->bdf_list) { + bdf =3D list_entry(cur, struct bdf_entry, node); + if (bdf->name !=3D name) { + seq_printf(s, "pmc%d: %30s | %15x | %15x |\n", pmcidx, + bdf->name, bdf->dev_num, bdf->fun_num); + name =3D bdf->name; + } else { + seq_printf(s, "%54x | %15x |\n", + bdf->dev_num, bdf->fun_num); + } + } + } + return 0; +} +DEFINE_SHOW_ATTRIBUTE(pmc_core_bdf); + static unsigned int pmc_core_get_crystal_freq(void) { unsigned int eax_denominator, ebx_numerator, ecx_hz, edx; @@ -1418,6 +1450,10 @@ static void pmc_core_dbgfs_register(struct pmc_dev *= pmcdev, struct pmc_dev_info pmc_dev_info->sub_req_show); } =20 + if (primary_pmc->bdf_list) { + debugfs_create_file("bdf", 0444, pmcdev->dbgfs_dir, pmcdev, &pmc_core_bd= f_fops); + } + if (primary_pmc->map->pson_residency_offset && pmc_core_is_pson_residency= _enabled(pmcdev)) { debugfs_create_file("pson_residency_usec", 0444, pmcdev->dbgfs_dir, primary_pmc, &pmc_core_pson_residency); @@ -1521,7 +1557,7 @@ int pmc_core_pmt_get_lpm_req(struct pmc_dev *pmcdev, = struct pmc *pmc, struct tel return ret; } =20 -int pmc_core_pmt_get_blk_sub_req(struct pmc_dev *pmcdev, struct pmc *pmc, +static int pmc_core_pmt_get_blk_sub_req(struct pmc_dev *pmcdev, struct pmc= *pmc, struct telem_endpoint *ep) { u32 num_blocker, sample_id; @@ -1551,6 +1587,150 @@ int pmc_core_pmt_get_blk_sub_req(struct pmc_dev *pm= cdev, struct pmc *pmc, return 0; } =20 +static const char *pmc_core_get_next_bdf_ip_name(struct pmc *pmc, unsigned= int *r_idx, + unsigned int *i_idx, u32 **lpm_req_regs) +{ + const struct pmc_bit_map **maps; + unsigned int arr_size; + bool reset =3D FALSE; + + maps =3D pmc->map->s0ix_blocker_maps; + arr_size =3D pmc_core_lpm_get_arr_size(maps); + + // Iteration reaches the end of the bitmap array + if (!maps[*r_idx][*i_idx].name) + (*r_idx)++; + + // Iteration reaches the end of the maps + if (*r_idx >=3D arr_size) + return NULL; + + for (; *r_idx < arr_size; (*r_idx)++) { + const char *ip_name; + + if (reset) + *i_idx =3D 0; + + for (; maps[*r_idx][*i_idx].name; reset =3D TRUE, (*i_idx)++) { + if (!maps[*r_idx][*i_idx].blk) + continue; + + bool exist =3D **lpm_req_regs & BIT(BDF_EXIST_BIT); + (*lpm_req_regs)++; + if (exist) { + ip_name =3D maps[*r_idx][*i_idx].name; + (*i_idx)++; + return ip_name; + } + } + } + return NULL; +} + +static int pmc_core_process_bdf(struct pmc_dev *pmcdev, struct pmc *pmc, = u32 data, + unsigned int *r_idx, unsigned int *i_idx, u32 **lpm_req_regs, + const char **name) +{ + unsigned int i; + + if (!data) + return 0; + + if (!*name) + return -EINVAL; + + for (i =3D BDF_FUN_LOW_BIT; i <=3D BDF_FUN_HIGH_BIT; i++) { + struct bdf_entry *b_entry; + u32 function_data; + + function_data =3D (data & BIT(i)); + if (function_data) { + b_entry =3D devm_kzalloc(&pmcdev->pdev->dev, sizeof(*b_entry), GFP_KERN= EL); + if (!b_entry) + return -ENOMEM; + b_entry->dev_num =3D data & GENMASK(BDF_DEV_HIGH_BIT, BDF_DEV_LOW_BIT); + b_entry->fun_num =3D i - BDF_FUN_LOW_BIT; + b_entry->name =3D *name; + list_add_tail(&b_entry->node, pmc->bdf_list); + } + } + + if (!(data & BIT(BDF_REQ_BIT))) + *name =3D pmc_core_get_next_bdf_ip_name(pmc, r_idx, i_idx, lpm_req_regs); + + return 0; +} + +static int pmc_core_pmt_get_bdf(struct pmc_dev *pmcdev, struct pmc *pmc, s= truct telem_endpoint *ep) +{ + unsigned int sample_id, max_sample_id, header_id, size, r_idx, i_idx; + struct bdf_entry *entry; + u32 *lpm_reg_regs; + const char *name; + int ret; + + header_id =3D pmc->map->bdf_offset; + sample_id =3D header_id; + max_sample_id =3D sample_id + pmc->map->bdf_table_size; + lpm_reg_regs =3D pmc->lpm_req_regs; + r_idx =3D 0; + i_idx =3D 0; + + name =3D pmc_core_get_next_bdf_ip_name(pmc, &r_idx, &i_idx, &lpm_reg_regs= ); + if (!name) + return -EINVAL; + + pmc->bdf_list =3D devm_kzalloc(&pmcdev->pdev->dev, sizeof(struct list_hea= d), GFP_KERNEL); + if (!pmc->bdf_list) + return -ENOMEM; + + INIT_LIST_HEAD(pmc->bdf_list); + + for (; sample_id < max_sample_id; sample_id++) { + u32 data; + + ret =3D pmt_telem_read32(ep, sample_id, &data, 1); + if (ret) { + dev_err(&pmcdev->pdev->dev, + "couldn't read bdf: %d\n", ret); + return ret; + } + + if (sample_id =3D=3D header_id) { + size =3D (data & GENMASK(BDF_SIZE_HIGH_BIT, BDF_SIZE_LOW_BIT)) + >> BDF_SIZE_LOW_BIT; + header_id +=3D size + 1; + continue; + } + + ret =3D pmc_core_process_bdf(pmcdev, pmc, data, &r_idx, &i_idx, &lpm_reg= _regs, &name); + if (ret) + return ret; + data =3D data >> BDF_SIZE; + ret =3D pmc_core_process_bdf(pmcdev, pmc, data, &r_idx, &i_idx, &lpm_reg= _regs, &name); + if (ret) + return ret; + } + + list_for_each_entry(entry, pmc->bdf_list, node) { + dev_dbg(&pmcdev->pdev->dev, "bdf info: name %s, dev_num %x, fun_num %x", + entry->name, entry->dev_num, entry->fun_num); + } + return 0; +} + +int pmc_core_pmt_get_sub_req_bdf(struct pmc_dev *pmcdev, struct pmc *pmc, + struct telem_endpoint *ep) +{ + int ret; + + ret =3D pmc_core_pmt_get_blk_sub_req(pmcdev, pmc, ep); + if (ret) + return ret; + + return pmc_core_pmt_get_bdf(pmcdev, pmc, ep); +} + static int pmc_core_get_telem_info(struct pmc_dev *pmcdev, struct pmc_dev_= info *pmc_dev_info) { struct pci_dev *pcidev __free(pci_dev_put) =3D NULL; diff --git a/drivers/platform/x86/intel/pmc/core.h b/drivers/platform/x86/i= ntel/pmc/core.h index bfe8fba808063..6ff2d171dc2ba 100644 --- a/drivers/platform/x86/intel/pmc/core.h +++ b/drivers/platform/x86/intel/pmc/core.h @@ -317,6 +317,24 @@ enum ppfear_regs { #define PMC_DEVID_MTL_IOEP 0x7ecf #define PMC_DEVID_MTL_IOEM 0x7ebf =20 +/* BDF offset */ +#define BDF_EXIST_BIT 3 +#define BDF_SIZE_HIGH_BIT 23 +#define BDF_SIZE_LOW_BIT 16 +#define BDF_DEV_HIGH_BIT 4 +#define BDF_DEV_LOW_BIT 0 +#define BDF_FUN_HIGH_BIT 12 +#define BDF_FUN_LOW_BIT 5 +#define BDF_REQ_BIT 15 +#define BDF_SIZE 16 + +struct bdf_entry { + struct list_head node; + const char *name; + u32 dev_num; + u32 fun_num; +}; + extern const char *pmc_lpm_modes[]; =20 struct pmc_bit_map { @@ -373,6 +391,8 @@ struct pmc_reg_map { const u32 s0ix_blocker_offset; const u32 num_s0ix_blocker; const u32 blocker_req_offset; + const u32 bdf_offset; + const u32 bdf_table_size; /* Low Power Mode registers */ const int lpm_num_maps; const int lpm_num_modes; @@ -418,6 +438,7 @@ struct pmc { const struct pmc_reg_map *map; u32 *lpm_req_regs; u32 ltr_ign; + struct list_head *bdf_list; }; =20 /** @@ -540,7 +561,7 @@ extern struct pmc_dev_info ptl_pmc_dev; void cnl_suspend(struct pmc_dev *pmcdev); int cnl_resume(struct pmc_dev *pmcdev); int pmc_core_pmt_get_lpm_req(struct pmc_dev *pmcdev, struct pmc *pmc, stru= ct telem_endpoint *ep); -int pmc_core_pmt_get_blk_sub_req(struct pmc_dev *pmcdev, struct pmc *pmc, +int pmc_core_pmt_get_sub_req_bdf(struct pmc_dev *pmcdev, struct pmc *pmc, struct telem_endpoint *ep); =20 extern const struct file_operations pmc_core_substate_req_regs_fops; --=20 2.43.0 From nobody Sat Oct 4 12:45:46 2025 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.15]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4553E26FA5B; Fri, 15 Aug 2025 22:46:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.15 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755297982; cv=none; b=CO8ewOJTS8cEZQwAz0NBsO1RH1akmGfQy979Kbtdvp4GG9e5AQqp9GJksXVKwdoqLiV1svpoTpWOVKGbGOOrLGAGUIGsFXYRDaiG1LJUl5cQ4Se5ITNkUAU8W7sEcdSPWCdzO4SQXF3s5xaC9e4qXH5pd0TdY/a7tg/mG+Q4MIU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755297982; c=relaxed/simple; bh=u9fFsF2iHOwJaZjt2Mj49SD8+5gqYNXn9/RV/uV7boE=; h=From:To:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=QcROuywlffmdc3tkp6CVljj+ExIn6QiQbONGjWyS1BuIBJ88EdS63bcQU0bUjP1X+Mmd6JdIo4Uz0iXdbnhsTvq04nNdudcyzQyJ0DSLq9uQ58yG51JtVUjqEPodDkWln25s4yTFrjTMPblVzX2KLWvgsBRxV9vpzIeyF30GFHA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=none smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=jFJ3KC87; arc=none smtp.client-ip=192.198.163.15 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="jFJ3KC87" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1755297980; x=1786833980; h=from:to:subject:date:message-id:in-reply-to:references: mime-version:content-transfer-encoding; bh=u9fFsF2iHOwJaZjt2Mj49SD8+5gqYNXn9/RV/uV7boE=; b=jFJ3KC87wPjJT4n06i2IPHXSsiFrGhJy4fawJmFCqRhSTjwa4oczPHM0 q0+V/nvMrClbLLFEb3PdIdiROITOauiJeY4GUH18ddywcoxRqkK2ldCnU rBByoBYjqCRk4PyuyEXHjvI0f4DDYKG1eVB087mAwdITo6BA7TVAY8xi6 T/+boFYesEr4EadREN6xALyyeLn9HLUjN8KOWgeocejBSACkePe5tu2N5 1DnVJbDotee4Wug0Clgx87eo/6BSOoVs4ejMQUm98gyQBo1r4/OpqWuDK G2YILJFIR/+Q0USG39MPqu9oOeTmBpnQ0yQkbPyNchhlJ3CMDMgZGLdl5 Q==; X-CSE-ConnectionGUID: Fxijb6FPR8epEje44Gjkqg== X-CSE-MsgGUID: D08B+xhGSsmLvsCakltTwA== X-IronPort-AV: E=McAfee;i="6800,10657,11523"; a="57724954" X-IronPort-AV: E=Sophos;i="6.17,293,1747724400"; d="scan'208";a="57724954" Received: from orviesa009.jf.intel.com ([10.64.159.149]) by fmvoesa109.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 15 Aug 2025 15:46:18 -0700 X-CSE-ConnectionGUID: RM8aahzWRDK+6S7oZSNsOA== X-CSE-MsgGUID: rdzRp68gQK+m6ixyVZKKoA== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.17,293,1747724400"; d="scan'208";a="166734421" Received: from jdoman-mobl3.amr.corp.intel.com (HELO xpardee-desk.lan) ([10.124.223.173]) by orviesa009-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 15 Aug 2025 15:46:17 -0700 From: Xi Pardee To: xi.pardee@linux.intel.com, irenic.rajneesh@gmail.com, david.e.box@linux.intel.com, hdegoede@redhat.com, ilpo.jarvinen@linux.intel.com, platform-driver-x86@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org Subject: [PATCH v3 6/6] platform/x86:intel/pmc: Enable SSRAM support for Panther Lake Date: Fri, 15 Aug 2025 15:46:04 -0700 Message-ID: <20250815224611.2460255-7-xi.pardee@linux.intel.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250815224611.2460255-1-xi.pardee@linux.intel.com> References: <20250815224611.2460255-1-xi.pardee@linux.intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Enable Panther Lake platforms to achieve PMC information from Intel PMC SSRAM Telemetry driver and substate requirements data from telemetry region. Signed-off-by: Xi Pardee --- drivers/platform/x86/intel/pmc/core.h | 4 ++++ drivers/platform/x86/intel/pmc/ptl.c | 33 +++++++++++++++++++++++++++ 2 files changed, 37 insertions(+) diff --git a/drivers/platform/x86/intel/pmc/core.h b/drivers/platform/x86/i= ntel/pmc/core.h index 6ff2d171dc2ba..381755aaeafaf 100644 --- a/drivers/platform/x86/intel/pmc/core.h +++ b/drivers/platform/x86/intel/pmc/core.h @@ -297,6 +297,10 @@ enum ppfear_regs { #define PTL_PMC_LTR_CUR_ASLT 0x1C28 #define PTL_PMC_LTR_CUR_PLT 0x1C2C #define PTL_PCD_PMC_MMIO_REG_LEN 0x31A8 +#define PTL_NUM_S0IX_BLOCKER 106 +#define PTL_BLK_REQ_OFFSET 55 +#define PTL_BDF_OFFSET 0x0 +#define PTL_BDF_TABLE_SIZE 54 =20 /* SSRAM PMC Device ID */ /* LNL */ diff --git a/drivers/platform/x86/intel/pmc/ptl.c b/drivers/platform/x86/in= tel/pmc/ptl.c index 394515af60d60..20c6dac7a6729 100644 --- a/drivers/platform/x86/intel/pmc/ptl.c +++ b/drivers/platform/x86/intel/pmc/ptl.c @@ -10,6 +10,17 @@ =20 #include "core.h" =20 +/* PMC SSRAM PMT Telemetry GUIDS */ +#define PCDP_LPM_REQ_GUID 0x47179370 + +/* + * Die Mapping to Product. + * Product PCDDie + * PTL-H PCD-H + * PTL-P PCD-P + * PTL-U PCD-P + */ + static const struct pmc_bit_map ptl_pcdp_pfear_map[] =3D { {"PMC_0", BIT(0)}, {"FUSE_OSSE", BIT(1)}, @@ -515,6 +526,24 @@ static const struct pmc_reg_map ptl_pcdp_reg_map =3D { .lpm_live_status_offset =3D MTL_LPM_LIVE_STATUS_OFFSET, .s0ix_blocker_maps =3D ptl_pcdp_blk_maps, .s0ix_blocker_offset =3D LNL_S0IX_BLOCKER_OFFSET, + .num_s0ix_blocker =3D PTL_NUM_S0IX_BLOCKER, + .blocker_req_offset =3D PTL_BLK_REQ_OFFSET, + .bdf_offset =3D PTL_BDF_OFFSET, + .bdf_table_size =3D PTL_BDF_TABLE_SIZE, +}; + +static struct pmc_info ptl_pmc_info_list[] =3D { + { + .guid =3D PCDP_LPM_REQ_GUID, + .devid =3D PMC_DEVID_PTL_PCDH, + .map =3D &ptl_pcdp_reg_map, + }, + { + .guid =3D PCDP_LPM_REQ_GUID, + .devid =3D PMC_DEVID_PTL_PCDP, + .map =3D &ptl_pcdp_reg_map, + }, + {} }; =20 #define PTL_NPU_PCI_DEV 0xb03e @@ -543,8 +572,12 @@ static int ptl_core_init(struct pmc_dev *pmcdev, struc= t pmc_dev_info *pmc_dev_in } =20 struct pmc_dev_info ptl_pmc_dev =3D { + .pci_func =3D 2, + .regmap_list =3D ptl_pmc_info_list, .map =3D &ptl_pcdp_reg_map, + .sub_req_show =3D &pmc_core_substate_blk_req_fops, .suspend =3D cnl_suspend, .resume =3D ptl_resume, .init =3D ptl_core_init, + .sub_req =3D pmc_core_pmt_get_sub_req_bdf, }; --=20 2.43.0