From nobody Sat Oct 4 17:30:14 2025 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 83E31307AF6 for ; Thu, 14 Aug 2025 13:30:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755178253; cv=none; b=LZQUjwen9e+CbJLQ3E+SCx9Ot9DKOKR9y9M3gq1DoVU4mQP2idBUH4oaiopqexp4OxMDwr4MoxJ0AIBb8Kxu/QuF9OCdnPr9Q8jnESifoyHKd+rwAhQbJbYX023/MDedZbwmKDj5lw49Sozruh76JQqX/kV6IsrlJVKI/TYb7b4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755178253; c=relaxed/simple; bh=QynsBKDQL2BzLf0bIXsFSHjH/GTgsrvYFywFlGIP3TU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=nw6nCLFMnTYWHLRVqrYPQVEta6K7kL3Z+QdDDy6oyR80UMfs77DqtzIzgEx1zkgb3KkbT5hymyZD38h+t0vOP5r//C2DTw2iQlFfPqCv4yNN7m+qeyG+jBC5OUlfMLAuvw8pzQ4od/qlDS1ljaFOoaLFgkfmjT6m5gxMTrnViA0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=GIQ2hTZk; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="GIQ2hTZk" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-45a1b0d224dso4909155e9.3 for ; Thu, 14 Aug 2025 06:30:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1755178250; x=1755783050; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=jwSXTCKpuxO5xRMtx8jKiOAluJgz+rUMYQemGXnn4yk=; b=GIQ2hTZktUGejYNRmtZ9jzKDhaZYVmYhpuhY/ExkK07i6oXs5/3kQUST2hZih6b40C OofEu5TFtNBS+oPIKtGEbraTpDOpREDP73bpp7+Uz9CBH1uNfz9y+/caFNY7aC+cEX3m lpVerFOWroxP0jSwKGZak+eSE9cKZBI3xLPU9vtlor9dsA/bQ8Cz1oCWrwSTYyxPwN9F L0rF4RM0sJ12yiWbaI4Bf+eXf7olopsTPKFjIR1eqHJvzV9vcQktvmIFBs/T/At4D34H Z/BtPByBlHvWjFRr5lBIWGFo6gGPXLa8CV7EKMA9XQxQQcmJqzumojyK0l2o/Dtskwop BnUg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755178250; x=1755783050; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=jwSXTCKpuxO5xRMtx8jKiOAluJgz+rUMYQemGXnn4yk=; b=xAibgNDBWcHeJs0Jh0UkCv7m40S6OKGs391O2wcbzcmF2sd07qa4pfevNuAnmxaFoA aSqdaaG6OzTdZfYOy0XkJb33HUMPKjmIJ0eWh9qYZz2w2MlJ/rm81+ZN//NTx1iJGGGZ G6Wm4lagX52CkHilcA4oBXp/+Cfpo5aPV4o9htvcA5Jx+MDIWQAwAg4b1sPdUQWpnYU7 VGq+VMboRyos9Rkx3hZRgq5F33A/tlkb1UE41azJuNu0jgwbXTMjpclDCFIp2Yr+mN5C uvumfdd4+zeMEt7wsAI4gLp2d+3U0JAToJuSlF7Md3zKhRvq5/3g6fdrkMhVHgLgrDqX OSHw== X-Forwarded-Encrypted: i=1; AJvYcCXMCE8Z6dRikD/Tv+n3xL2ZSVJTSvuQpOgoT/NYHfR1IgyIMd0bw1X9T9qwcU9SUsJhTPOwW1n0xASrRI4=@vger.kernel.org X-Gm-Message-State: AOJu0YwmPJd7h3wrHmfiD2Jurvn8KmI8TS6Zgx2Oj4Qyj+UZNk24NC8d a5ty/PNOpGavVwu1d8yPGtwW3xxHllSzpNQtxIkEka+jpM1GmiIiZcLwsy5rrMknWs0= X-Gm-Gg: ASbGncvlZI5e+PA2IXerghAU9KxHYh6/++G6+A9NNJSYmqnec/f/RDUbU/5/UodvTVY rToFCn3WtWxvkicu+YqA4aL3mY5QLRNBesvS9odiPiYJnhFOid5lZ9i4Z+rPQexjZxoc+kES9dO Jd6MHzVs27tlwfA2+W4hbkWhub+ikZoouVahrZ+Ji9FdpsNs+mFa8FLALCdLMFGSaJoR9cPbs/k s45mA5k08qIENaLWGiCTBR3lN5L0qdbayAu40C4k6i3ithXXeYWwGb+oylBBdAgxp8/ttspUdM+ ycoxeYIQPuKfLvKw1zWmyfM2BOcj7UZgC4EPUNUwIw07XQsk+HqEUhr+0a3uyfBHO+Q61AfS5wQ AhaIufD+wlXFFG9KfIPCqbBRbZaB0HYVbLbeV X-Google-Smtp-Source: AGHT+IGt5cRVYspwQNW34QgGfD2H+qX9Ylgeh1WDh9AMn63El+afvTplduM9mj+PIQpeny+iXM3kBQ== X-Received: by 2002:a05:600c:1d16:b0:456:db0:4f3d with SMTP id 5b1f17b1804b1-45a1b66828emr24158145e9.24.1755178249900; Thu, 14 Aug 2025 06:30:49 -0700 (PDT) Received: from [127.0.0.2] ([2a02:2454:ff21:ef41:9c1:e029:fc81:a800]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-45a1c6bc85csm21468385e9.5.2025.08.14.06.30.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 14 Aug 2025 06:30:49 -0700 (PDT) From: Stephan Gerhold Date: Thu, 14 Aug 2025 15:30:36 +0200 Subject: [PATCH 9/9] arm64: dts: qcom: x1e80100-qcp: Add missing pinctrl for eDP HPD Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250814-x1e80100-add-edp-hpd-v1-9-a52804db53f6@linaro.org> References: <20250814-x1e80100-add-edp-hpd-v1-0-a52804db53f6@linaro.org> In-Reply-To: <20250814-x1e80100-add-edp-hpd-v1-0-a52804db53f6@linaro.org> To: Bjorn Andersson , Konrad Dybcio Cc: Aleksandrs Vinarskis , Abel Vesa , Xilin Wu , Jens Glathe , Srinivas Kandagatla , Sibi Sankar , Rajendra Nayak , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Johan Hovold , Christopher Obbard X-Mailer: b4 0.14.2 At the moment, we indirectly rely on the boot firmware to set up the pinctrl for the eDP HPD line coming from the internal display. If the boot firmware does not configure the display (e.g. because a different display is selected for output in the UEFI settings), then the display fails to come up and there are several errors in the kernel log: [drm:dpu_encoder_phys_vid_wait_for_commit_done:544] [dpu error]vblank time= out: 80020041 [drm:dpu_kms_wait_for_commit_done:524] [dpu error]wait for commit done ret= urned -110 [drm:dpu_encoder_frame_done_timeout:2715] [dpu error]enc40 frame done time= out ... Fix this by adding the missing pinctrl for gpio119 (func1/edp0_hot and bias-disable according to the ACPI DSDT). Fixes: f9a9c11471da ("arm64: dts: qcom: x1e80100-qcp: Enable more support") Signed-off-by: Stephan Gerhold --- arch/arm64/boot/dts/qcom/x1e80100-qcp.dts | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts b/arch/arm64/boot/dt= s/qcom/x1e80100-qcp.dts index 9369b76c668b5c008fefd85d5ca18e87ab9ce93f..c7f9f0dfdfac187ea88b1b207a8= 82eaaeabe749a 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts +++ b/arch/arm64/boot/dts/qcom/x1e80100-qcp.dts @@ -915,6 +915,9 @@ &mdss_dp2_out { &mdss_dp3 { /delete-property/ #sound-dai-cells; =20 + pinctrl-0 =3D <&edp_hpd_default>; + pinctrl-names =3D "default"; + status =3D "okay"; =20 aux-bus { @@ -1179,6 +1182,12 @@ &tlmm { <44 4>, /* SPI (TPM) */ <238 1>; /* UFS Reset */ =20 + edp_hpd_default: edp-hpd-default-state { + pins =3D "gpio119"; + function =3D "edp0_hot"; + bias-disable; + }; + edp_reg_en: edp-reg-en-state { pins =3D "gpio70"; function =3D "gpio"; --=20 2.50.1