From nobody Sun Oct 5 00:17:45 2025 Received: from mail-ej1-f44.google.com (mail-ej1-f44.google.com [209.85.218.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3E01A2EA171 for ; Tue, 12 Aug 2025 09:16:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754990202; cv=none; b=oztjypArB3ZBKL8M//AbZAVr5VGfwF5/mHs8bqJ+KKOK6rCcpOIpN6Bi/TnzYAKyId/23sRfsID/CSJigyl3VA6MOgJkLlqR/Dvs8lI01HMdKFbVDaERZdg691dIL2+iF+NwJ9/WPCYujEvks1jGmBeSjI/fMilLC6gf28n2Nfc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754990202; c=relaxed/simple; bh=HcH21KdBujh53AhMHGkxOxQ7fcl0i2byElm0n9yxHEI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=PuuU+dOKabmXbhPUwQUh6EUAVUNKgNtW+GHPFA/SEH6VkyRuT6rHxXbQdpT1X9UhCnqjFvpLahvardNs776LKuFkN3Y/v+p7q9J5hPmtNmXSUudqSs6FEMC1cexXwN7GtpCdK0c5gaFzDG2O6lf+tCh88m9i9xgkp+6vG/jw17k= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=NiMUlD2L; arc=none smtp.client-ip=209.85.218.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="NiMUlD2L" Received: by mail-ej1-f44.google.com with SMTP id a640c23a62f3a-af922ab4849so789433966b.3 for ; Tue, 12 Aug 2025 02:16:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1754990199; x=1755594999; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=J2wGQ2oMb74lV+UDpUpsZVQOZjDtMIs56uGi332fPyI=; b=NiMUlD2Lg+/d3mtkUGEICOXBPVLgTHljj7pUhMcTaLGetSaKAeAdfZ/FJB8fRv64US qQ3pdcCMI+PtFkuKj1WlddhjxnyPih3SGa5jsbkNaAquTQYZ5AmVcPoNbFVsoRfze8VO 7pl3ubuL5xVAIgHqqdhTtitkRrhuAZnA81TiDHkIuZg4riGUdL+l13ggHvk87facAggK S4oT34qBq5hblEcuf+IDtLaOH/8+t1chgTr8mfUgPd+5m5etpnfY4YH0eHjof4ODehkR 8bibDKbPF+VaCfU/pL3YnR6vWVrC1Mpt8DcPFEkqpEsi9ieFd12kOqrRCTAn+4wNQkM4 9G9g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1754990199; x=1755594999; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=J2wGQ2oMb74lV+UDpUpsZVQOZjDtMIs56uGi332fPyI=; b=xSdjK30HStwGkaueoPZ9382+QS2GLh+r1tWHcvDCGv8DZTwBbUf8vAQ24Joq3fP9il k8FtZr5mMCzdPKgaF4cZLqLGt6JYq7i9Oug+2XJDZvx5By4qeMIVZJSc0kftsJu4cq8H cL4/5Ynrqn2dHVA66hg8+xMqIkcGGioeyj7UD2zbJZLNAlI/qKnXvs0eNGHeCmy2l5BZ lzVFxIq0LzE+Zqh+P4iYeZytHn3PFhfEA5yHRntKaukaHVnE8vdc9f1xC0cClQ4v9btd 7p6EloAzQDA7hRa3O+UV6tbdtSxOMhMnSzzh8TQ26wtHbeoBPMbJeCUIbZ3YnkH7Jp3Z 1d+Q== X-Forwarded-Encrypted: i=1; AJvYcCUagUw1sEEnXy8ecftHHyIJ9kEou4PXGiwMqBBc2THuhY81QefRvtf+y9kT0JX4oA9qE3aBJgYZcGRuksg=@vger.kernel.org X-Gm-Message-State: AOJu0Ywx52M7t3Z5FHOsImtforQt+IuGpR63TsiGwk4kH8MkwqGjHkbV 7NtCWPzcvQYgo42TjHw85dz6U5uESOQbG7571Z23YgmJej19FKUwOFu7fxAhC5E+QS0= X-Gm-Gg: ASbGncvNPFCgvA3r5VabIjm6MJLfRNAotFpGDqkG6CIxPWvYVsnZacoRsmJ6rthGqUl g03L5kSzk8hLy93Sq4RAEKSWmz+rUQqShTRy6OAaHSlvLuKWC+0ofr1UrraSp+9+L499NZfoiVl vyyQTLfJCX1BfQCIcHAvQA+CdLbndyFFgrIjZD/KSW3yMuF4DcXFNLXQmRXPgsKBcDOTrvlhTBn zkUAU++tZItABx2FxEN7mM05ecklLCT1XZ+yTFJUR+hEJ/1M2MffG3z6eTGbVsDJG66hHPptCnF V5aOlIWP2Wn5OfqHd+4ryRg2o2AxHe1XMt8H6SlpwlknAAKSgxZAdhl7Tgd/w2pnoXTNsRD2zDA mk9tDBERxai/bWMbGgg== X-Google-Smtp-Source: AGHT+IGHjBx8sMYs3lHE3j4YSxLMvMr0rPrffmNJN86ZbeNGXfVWDc4mK7dwT8BOAHal4p0WxIZHVw== X-Received: by 2002:a17:907:6d15:b0:aec:5478:9697 with SMTP id a640c23a62f3a-afa1e0bee34mr206209666b.34.1754990198702; Tue, 12 Aug 2025 02:16:38 -0700 (PDT) Received: from localhost ([2001:4090:a244:8691:4b7a:7bbd:bac:c56e]) by smtp.gmail.com with UTF8SMTPSA id a640c23a62f3a-af91a219ecfsm2165135966b.94.2025.08.12.02.16.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 12 Aug 2025 02:16:38 -0700 (PDT) From: Markus Schneider-Pargmann Date: Tue, 12 Aug 2025 11:15:26 +0200 Subject: [PATCH v2 7/7] arm64: dts: ti: k3-am62p5-sk: Set wakeup-source system-states Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250812-topic-am62-dt-partialio-v6-15-v2-7-25352364a0ac@baylibre.com> References: <20250812-topic-am62-dt-partialio-v6-15-v2-0-25352364a0ac@baylibre.com> In-Reply-To: <20250812-topic-am62-dt-partialio-v6-15-v2-0-25352364a0ac@baylibre.com> To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Vishal Mahaveer , Kevin Hilman , Dhruva Gole , Sebin Francis , Kendall Willis , Akashdeep Kaur , Markus Schneider-Pargmann X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=3451; i=msp@baylibre.com; h=from:subject:message-id; bh=HcH21KdBujh53AhMHGkxOxQ7fcl0i2byElm0n9yxHEI=; b=owGbwMvMwCXWejAsc4KoVzDjabUkhozZbOl3hBvMDeZeape7b/3hzc/Jz0r2Hm++ey+hM+RC2 b+F+e+3dZSyMIhxMciKKbJ0Joam/ZffeSx50bLNMHNYmUCGMHBxCsBElm1k+F95cZeRCtNn7Z+T nB+8X68Vd/9K4LQvXvO71MP77GvKlygwMvzhemOgzTw1MSXQKJe7cVn/saqKPWq2G4UyHh3Z0Rh rzQIA X-Developer-Key: i=msp@baylibre.com; a=openpgp; fpr=BADD88DB889FDC3E8A3D5FE612FA6A01E0A45B41 The CANUART pins of mcu_mcan0, mcu_mcan1, mcu_uart0 and wkup_uart0 are powered during Partial-IO and IO+DDR and are capable of waking up the system in these states. Specify the states in which these units can do a wakeup on this board. Note that the UARTs are not capable of wakeup in Partial-IO because of of a UART mux on the board not being powered during Partial-IO. Add pincontrol definitions for mcu_mcan0 and mcu_mcan1 for wakeup from Partial-IO. Add these as wakeup pinctrl entries for both devices. Signed-off-by: Markus Schneider-Pargmann - Merge devicetree nodes in k3-am62p5-sk.dts --- arch/arm64/boot/dts/ti/k3-am62p5-sk.dts | 71 +++++++++++++++++++++++++++++= ++++ 1 file changed, 71 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts b/arch/arm64/boot/dts/= ti/k3-am62p5-sk.dts index 899da7896563b43021de14eda1b0058a5c6d36da..a2dffb5e243f543c90081eeacdc= 0758b38bd0eb9 100644 --- a/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts @@ -762,12 +762,52 @@ AM62PX_MCU_IOPAD(0x028, PIN_OUTPUT, 0) /* (D7) WKUP_U= ART0_TXD */ >; bootph-all; }; + + mcu_mcan0_tx_pins_default: mcu-mcan0-tx-default-pins { + pinctrl-single,pins =3D < + AM62X_IOPAD(0x034, PIN_OUTPUT, 0) /* (D6) MCU_MCAN0_TX */ + >; + }; + + mcu_mcan0_rx_pins_default: mcu-mcan0-rx-default-pins { + pinctrl-single,pins =3D < + AM62X_IOPAD(0x038, PIN_INPUT, 0) /* (B3) MCU_MCAN0_RX */ + >; + }; + + mcu_mcan0_rx_pins_wakeup: mcu-mcan0-rx-wakeup-pins { + pinctrl-single,pins =3D < + AM62X_IOPAD(0x038, PIN_INPUT | WKUP_EN, 0) /* (B3) MCU_MCAN0_RX */ + >; + }; + + mcu_mcan1_tx_pins_default: mcu-mcan1-tx-default-pins { + pinctrl-single,pins =3D < + AM62X_IOPAD(0x03c, PIN_OUTPUT, 0) /* (E5) MCU_MCAN1_TX */ + >; + }; + + mcu_mcan1_rx_pins_default: mcu-mcan1-rx-default-pins { + pinctrl-single,pins =3D < + AM62X_IOPAD(0x040, PIN_INPUT, 0) /* (D4) MCU_MCAN1_RX */ + >; + }; + + mcu_mcan1_rx_pins_wakeup: mcu-mcan1-rx-wakeup-pins { + pinctrl-single,pins =3D < + AM62X_IOPAD(0x040, PIN_INPUT | WKUP_EN, 0) /* (D4) MCU_MCAN1_RX */ + >; + }; }; =20 &wkup_uart0 { /* WKUP UART0 is used by DM firmware */ pinctrl-names =3D "default"; pinctrl-0 =3D <&wkup_uart0_pins_default>; + wakeup-source =3D <&system_io_ddr>, + <&system_deep_sleep>, + <&system_mcu_only>, + <&system_standby>; status =3D "reserved"; bootph-all; }; @@ -808,3 +848,34 @@ &epwm1 { pinctrl-0 =3D <&main_epwm1_pins_default>; status =3D "okay"; }; + +&mcu_mcan0 { + pinctrl-names =3D "default", "wakeup"; + pinctrl-0 =3D <&mcu_mcan0_tx_pins_default>, <&mcu_mcan0_rx_pins_default>; + pinctrl-1 =3D <&mcu_mcan0_tx_pins_default>, <&mcu_mcan0_rx_pins_wakeup>; + wakeup-source =3D <&system_partial_io>, + <&system_io_ddr>, + <&system_deep_sleep>, + <&system_mcu_only>, + <&system_standby>; + status =3D "okay"; +}; + +&mcu_mcan1 { + pinctrl-names =3D "default", "wakeup"; + pinctrl-0 =3D <&mcu_mcan1_tx_pins_default>, <&mcu_mcan1_rx_pins_default>; + pinctrl-1 =3D <&mcu_mcan1_tx_pins_default>, <&mcu_mcan1_rx_pins_wakeup>; + wakeup-source =3D <&system_partial_io>, + <&system_io_ddr>, + <&system_deep_sleep>, + <&system_mcu_only>, + <&system_standby>; + status =3D "okay"; +}; + +&mcu_uart0 { + wakeup-source =3D <&system_io_ddr>, + <&system_deep_sleep>, + <&system_mcu_only>, + <&system_standby>; +}; --=20 2.50.1