From nobody Sun Oct 5 00:12:22 2025 Received: from us-smtp-delivery-124.mimecast.com (us-smtp-delivery-124.mimecast.com [170.10.129.124]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0A2352DAFCE for ; Mon, 11 Aug 2025 14:40:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=170.10.129.124 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754923228; cv=none; b=iC58yfWkytlDbZdhWGmjrcVj0xXv1V7/e+rc6CldsXECROjfch2oE+jEJJMz0QBAMYpqnjzjf+QiwaZ1kPhpWw6pwZOG8KMEyufyxeXVUj5WUyHaBH1HuwzEeHxhH23jUKBZTxbcgnYVqmS89MSZMETXSOmsKN/qpzt1y1ZJGrc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754923228; c=relaxed/simple; bh=b82ajDop05IdDbcUMKm9fN2TJvEEDM0ySOGZFWzB/4E=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=BLTF2aKHj6h3iH7leyNCRjUXMS+cXIo9p9dn2J0/eI0oLyIR6NQtAdc+0AybWugVaRNQ4wKGsAheeBSQw2hZJcP4y92K+t5fhwaWyLm5dd7AnsUK6CXpij01M/tV0z/SN6/ESQDXFwzbNHWxEftgXypXPP+6vQbKGfT/SvVtchY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com; spf=pass smtp.mailfrom=redhat.com; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b=LPP3C+r2; arc=none smtp.client-ip=170.10.129.124 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=redhat.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b="LPP3C+r2" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1754923226; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=eKXuxoWe3GrTooKshAErrnfULyFsxqRpLqh5wpT+IGQ=; b=LPP3C+r2N8g6L+K2iBdax4zzwGDYe8pEtQnMwGknCgeK6yeKAwX0phHaMwk/EBOnb5Ntdu 2g5CVIeEekWvwIQLhBVZlBgPWc8838w4Ar8jS4cV27TJnukFY2jW3TlC1RUCR+LHvMdcmu DRINW4ZH2IeKAqWPWEK5KE7PEmzkEwA= Received: from mx-prod-mc-08.mail-002.prod.us-west-2.aws.redhat.com (ec2-35-165-154-97.us-west-2.compute.amazonaws.com [35.165.154.97]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.3, cipher=TLS_AES_256_GCM_SHA384) id us-mta-379-pCnqaQhBMIGmPlukfOoiNw-1; Mon, 11 Aug 2025 10:40:21 -0400 X-MC-Unique: pCnqaQhBMIGmPlukfOoiNw-1 X-Mimecast-MFC-AGG-ID: pCnqaQhBMIGmPlukfOoiNw_1754923220 Received: from mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com (mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com [10.30.177.4]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by mx-prod-mc-08.mail-002.prod.us-west-2.aws.redhat.com (Postfix) with ESMTPS id EA2BB18002CB; Mon, 11 Aug 2025 14:40:19 +0000 (UTC) Received: from p16v.luc.cera.cz (unknown [10.45.225.214]) by mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com (Postfix) with ESMTP id CF5BF300145E; Mon, 11 Aug 2025 14:40:15 +0000 (UTC) From: Ivan Vecera To: netdev@vger.kernel.org Cc: Jiri Pirko , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Simon Horman , Jonathan Corbet , Prathosh Satish , linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, Michal Schmidt , Petr Oros Subject: [PATCH net-next v2 1/5] dpll: zl3073x: Add functions to access hardware registers Date: Mon, 11 Aug 2025 16:40:05 +0200 Message-ID: <20250811144009.2408337-2-ivecera@redhat.com> In-Reply-To: <20250811144009.2408337-1-ivecera@redhat.com> References: <20250811144009.2408337-1-ivecera@redhat.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Scanned-By: MIMEDefang 3.4.1 on 10.30.177.4 Content-Type: text/plain; charset="utf-8" Besides the device host registers that are directly accessible, there are also hardware registers that can be accessed indirectly via specific host registers. Add register definitions for accessing hardware registers and provide helper functions for working with them. Additionally, extend the number of pages in the regmap configuration to 256, as the host registers used for accessing hardware registers are located on page 255. Signed-off-by: Ivan Vecera --- drivers/dpll/zl3073x/core.c | 155 +++++++++++++++++++++++++++++++++++- drivers/dpll/zl3073x/core.h | 30 +++++++ drivers/dpll/zl3073x/regs.h | 12 +++ 3 files changed, 193 insertions(+), 4 deletions(-) diff --git a/drivers/dpll/zl3073x/core.c b/drivers/dpll/zl3073x/core.c index 7ebcfc5ec1f09..86c26edc90462 100644 --- a/drivers/dpll/zl3073x/core.c +++ b/drivers/dpll/zl3073x/core.c @@ -95,9 +95,9 @@ EXPORT_SYMBOL_NS_GPL(zl30735_chip_info, "ZL3073X"); =20 #define ZL_RANGE_OFFSET 0x80 #define ZL_PAGE_SIZE 0x80 -#define ZL_NUM_PAGES 15 +#define ZL_NUM_PAGES 256 #define ZL_PAGE_SEL 0x7F -#define ZL_PAGE_SEL_MASK GENMASK(3, 0) +#define ZL_PAGE_SEL_MASK GENMASK(7, 0) #define ZL_NUM_REGS (ZL_NUM_PAGES * ZL_PAGE_SIZE) =20 /* Regmap range configuration */ @@ -174,9 +174,10 @@ static bool zl3073x_check_reg(struct zl3073x_dev *zldev, unsigned int reg, size_t size) { /* Check that multiop lock is held when accessing registers - * from page 10 and above. + * from page 10 and above except the page 255 that does not + * need this protection. */ - if (ZL_REG_PAGE(reg) >=3D 10) + if (ZL_REG_PAGE(reg) >=3D 10 && ZL_REG_PAGE(reg) < 255) lockdep_assert_held(&zldev->multiop_lock); =20 /* Check the index is in valid range for indexed register */ @@ -446,6 +447,152 @@ int zl3073x_mb_op(struct zl3073x_dev *zldev, unsigned= int op_reg, u8 op_val, return zl3073x_poll_zero_u8(zldev, op_reg, op_val); } =20 +/** + * zl3073x_do_hwreg_op - Perform HW register read/write operation + * @zldev: zl3073x device pointer + * @op: operation to perform + * + * Performs requested operation and waits for its completion. + * + * Return: 0 on success, <0 on error + */ +static int +zl3073x_do_hwreg_op(struct zl3073x_dev *zldev, u8 op) +{ + int rc; + + /* Set requested operation and set pending bit */ + rc =3D zl3073x_write_u8(zldev, ZL_REG_HWREG_OP, op | ZL_HWREG_OP_PENDING); + if (rc) + return rc; + + /* Poll for completion - pending bit cleared */ + return zl3073x_poll_zero_u8(zldev, ZL_REG_HWREG_OP, + ZL_HWREG_OP_PENDING); +} + +/** + * zl3073x_read_hwreg - Read HW register + * @zldev: zl3073x device pointer + * @addr: HW register address + * @value: Value of the HW register + * + * Reads HW register value and stores it into @value. + * + * Return: 0 on success, <0 on error + */ +int zl3073x_read_hwreg(struct zl3073x_dev *zldev, u32 addr, u32 *value) +{ + int rc; + + /* Set address to read data from */ + rc =3D zl3073x_write_u32(zldev, ZL_REG_HWREG_ADDR, addr); + if (rc) + return rc; + + /* Perform the read operation */ + rc =3D zl3073x_do_hwreg_op(zldev, ZL_HWREG_OP_READ); + if (rc) + return rc; + + /* Read the received data */ + return zl3073x_read_u32(zldev, ZL_REG_HWREG_READ_DATA, value); +} + +/** + * zl3073x_write_hwreg - Write value to HW register + * @zldev: zl3073x device pointer + * @addr: HW registers address + * @value: Value to be written to HW register + * + * Stores the requested value into HW register. + * + * Return: 0 on success, <0 on error + */ +int zl3073x_write_hwreg(struct zl3073x_dev *zldev, u32 addr, u32 value) +{ + int rc; + + /* Set address to write data to */ + rc =3D zl3073x_write_u32(zldev, ZL_REG_HWREG_ADDR, addr); + if (rc) + return rc; + + /* Set data to be written */ + rc =3D zl3073x_write_u32(zldev, ZL_REG_HWREG_WRITE_DATA, value); + if (rc) + return rc; + + /* Perform the write operation */ + return zl3073x_do_hwreg_op(zldev, ZL_HWREG_OP_WRITE); +} + +/** + * zl3073x_update_hwreg - Update certain bits in HW register + * @zldev: zl3073x device pointer + * @addr: HW register address + * @value: Value to be written into HW register + * @mask: Bitmask indicating bits to be updated + * + * Reads given HW register, updates requested bits specified by value and + * mask and writes result back to HW register. + * + * Return: 0 on success, <0 on error + */ +int zl3073x_update_hwreg(struct zl3073x_dev *zldev, u32 addr, u32 value, + u32 mask) +{ + u32 tmp; + int rc; + + rc =3D zl3073x_read_hwreg(zldev, addr, &tmp); + if (rc) + return rc; + + tmp &=3D ~mask; + tmp |=3D value & mask; + + return zl3073x_write_hwreg(zldev, addr, tmp); +} + +/** + * zl3073x_write_hwreg_seq - Write HW registers sequence + * @zldev: pointer to device structure + * @seq: pointer to first sequence item + * @num_items: number of items in sequence + * + * Writes given HW registers sequence. + * + * Return: 0 on success, <0 on error + */ +int zl3073x_write_hwreg_seq(struct zl3073x_dev *zldev, + const struct zl3073x_hwreg_seq_item *seq, + size_t num_items) +{ + int i, rc =3D 0; + + for (i =3D 0; i < num_items; i++) { + dev_dbg(zldev->dev, "Write 0x%0x [0x%0x] to 0x%0x", + seq[i].value, seq[i].mask, seq[i].addr); + + if (seq[i].mask =3D=3D U32_MAX) + /* Write value directly */ + rc =3D zl3073x_write_hwreg(zldev, seq[i].addr, + seq[i].value); + else + /* Update only bits specified by the mask */ + rc =3D zl3073x_update_hwreg(zldev, seq[i].addr, + seq[i].value, seq[i].mask); + if (rc) + return rc; + + if (seq->wait) + msleep(seq->wait); + } + + return rc; +} + /** * zl3073x_ref_state_fetch - get input reference state * @zldev: pointer to zl3073x_dev structure diff --git a/drivers/dpll/zl3073x/core.h b/drivers/dpll/zl3073x/core.h index 71af2c8001109..16e750d77e1dd 100644 --- a/drivers/dpll/zl3073x/core.h +++ b/drivers/dpll/zl3073x/core.h @@ -3,6 +3,7 @@ #ifndef _ZL3073X_CORE_H #define _ZL3073X_CORE_H =20 +#include #include #include #include @@ -115,6 +116,28 @@ int zl3073x_dev_probe(struct zl3073x_dev *zldev, * Registers operations **********************/ =20 +/** + * struct zl3073x_hwreg_seq_item - HW register write sequence item + * @addr: HW register to be written + * @value: value to be written to HW register + * @mask: bitmask indicating bits to be updated + * @wait: number of ms to wait after register write + */ +struct zl3073x_hwreg_seq_item { + u32 addr; + u32 value; + u32 mask; + u32 wait; +}; + +#define HWREG_SEQ_ITEM(_addr, _value, _mask, _wait) \ +{ \ + .addr =3D _addr, \ + .value =3D FIELD_PREP_CONST(_mask, _value), \ + .mask =3D _mask, \ + .wait =3D _wait, \ +} + int zl3073x_mb_op(struct zl3073x_dev *zldev, unsigned int op_reg, u8 op_va= l, unsigned int mask_reg, u16 mask_val); int zl3073x_poll_zero_u8(struct zl3073x_dev *zldev, unsigned int reg, u8 m= ask); @@ -126,6 +149,13 @@ int zl3073x_write_u8(struct zl3073x_dev *zldev, unsign= ed int reg, u8 val); int zl3073x_write_u16(struct zl3073x_dev *zldev, unsigned int reg, u16 val= ); int zl3073x_write_u32(struct zl3073x_dev *zldev, unsigned int reg, u32 val= ); int zl3073x_write_u48(struct zl3073x_dev *zldev, unsigned int reg, u64 val= ); +int zl3073x_read_hwreg(struct zl3073x_dev *zldev, u32 addr, u32 *value); +int zl3073x_write_hwreg(struct zl3073x_dev *zldev, u32 addr, u32 value); +int zl3073x_update_hwreg(struct zl3073x_dev *zldev, u32 addr, u32 value, + u32 mask); +int zl3073x_write_hwreg_seq(struct zl3073x_dev *zldev, + const struct zl3073x_hwreg_seq_item *seq, + size_t num_items); =20 /***************** * Misc operations diff --git a/drivers/dpll/zl3073x/regs.h b/drivers/dpll/zl3073x/regs.h index 614e33128a5c9..80922987add34 100644 --- a/drivers/dpll/zl3073x/regs.h +++ b/drivers/dpll/zl3073x/regs.h @@ -260,4 +260,16 @@ #define ZL_REG_OUTPUT_ESYNC_WIDTH ZL_REG(14, 0x18, 4) #define ZL_REG_OUTPUT_PHASE_COMP ZL_REG(14, 0x20, 4) =20 +/* + * Register Page 255 - HW registers access + */ +#define ZL_REG_HWREG_OP ZL_REG(0xff, 0x00, 1) +#define ZL_HWREG_OP_WRITE 0x28 +#define ZL_HWREG_OP_READ 0x29 +#define ZL_HWREG_OP_PENDING BIT(1) + +#define ZL_REG_HWREG_ADDR ZL_REG(0xff, 0x04, 4) +#define ZL_REG_HWREG_WRITE_DATA ZL_REG(0xff, 0x08, 4) +#define ZL_REG_HWREG_READ_DATA ZL_REG(0xff, 0x0c, 4) + #endif /* _ZL3073X_REGS_H */ --=20 2.49.1 From nobody Sun Oct 5 00:12:22 2025 Received: from us-smtp-delivery-124.mimecast.com (us-smtp-delivery-124.mimecast.com [170.10.133.124]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 932832D2394 for ; Mon, 11 Aug 2025 14:40:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=170.10.133.124 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754923235; cv=none; b=RJ9Dug4CdAXeTghEXzA7ZgracI2x6Qw+9hiZOBIhLQvxyphGTK5NgtzPo3mOi7c4rQxPFTyadqb3RDIA3cT9acDj9G+Toqg46uBSRHuZQySaHymiw1Cy1makOUNGKVI0KlpCBWPvxK+NXkeMKiqFDu19emWn+uzHS6mhTXI/GQY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754923235; c=relaxed/simple; bh=YGsv4hrAUj5MV2gXnw5EXfvR4sIXnlt2UY9oCtVzx84=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=HhiqhGhNaZr/9vddvM8usnaqgu6q7L6MSNUal0kpdL8HiW0tuEf828h3m/mehCg4T6RA7iUlshv4Ak6Mn4yRjxwHYUWvMEFtg0Bl8GiTzeMy8uBbD0nrT3b25p0LzHDe0IpGJvUAD0e7E0ptSu4LxxdGziDCNazWRsSAK0dWz4U= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com; spf=pass smtp.mailfrom=redhat.com; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b=RSwK7vAe; arc=none smtp.client-ip=170.10.133.124 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=redhat.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b="RSwK7vAe" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1754923232; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=b4pOCSe/Pr6bqIk5y6gM76oOJ6GM++25gRVyqraUqPw=; b=RSwK7vAekOMmci8nufHwlrEjM1ES6+GJ1kxW6rYp2KdAtXSks3sKhPINJHb/uxTISa2osw K8vA2MaC2VeZ9p8C8+fK7QT1gDYhuijiQeAUZEYF7uMtiEyHXwdrTpQopHeSGaRBanVcHI g/3xfZ4+/tUBR+8mliYnrsv40lI6mCM= Received: from mx-prod-mc-06.mail-002.prod.us-west-2.aws.redhat.com (ec2-35-165-154-97.us-west-2.compute.amazonaws.com [35.165.154.97]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.3, cipher=TLS_AES_256_GCM_SHA384) id us-mta-58-xhhj3Ao0OYCzBLZV7tDRIA-1; Mon, 11 Aug 2025 10:40:27 -0400 X-MC-Unique: xhhj3Ao0OYCzBLZV7tDRIA-1 X-Mimecast-MFC-AGG-ID: xhhj3Ao0OYCzBLZV7tDRIA_1754923225 Received: from mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com (mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com [10.30.177.4]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by mx-prod-mc-06.mail-002.prod.us-west-2.aws.redhat.com (Postfix) with ESMTPS id 03BFB1800561; Mon, 11 Aug 2025 14:40:25 +0000 (UTC) Received: from p16v.luc.cera.cz (unknown [10.45.225.214]) by mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com (Postfix) with ESMTP id 6A383300145A; Mon, 11 Aug 2025 14:40:20 +0000 (UTC) From: Ivan Vecera To: netdev@vger.kernel.org Cc: Jiri Pirko , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Simon Horman , Jonathan Corbet , Prathosh Satish , linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, Michal Schmidt , Petr Oros Subject: [PATCH net-next v2 2/5] dpll: zl3073x: Add low-level flash functions Date: Mon, 11 Aug 2025 16:40:06 +0200 Message-ID: <20250811144009.2408337-3-ivecera@redhat.com> In-Reply-To: <20250811144009.2408337-1-ivecera@redhat.com> References: <20250811144009.2408337-1-ivecera@redhat.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Scanned-By: MIMEDefang 3.4.1 on 10.30.177.4 Content-Type: text/plain; charset="utf-8" To implement the devlink device flash functionality, the driver needs to access both the device memory and the internal flash memory. The flash memory is accessed using a device-specific program (called the flash utility). This flash utility must be downloaded by the driver into the device memory and then executed by the device CPU. Once running, the flash utility provides a flash API to access the flash memory itself. During this operation, the normal functionality provided by the standard firmware is not available. Therefore, the driver must ensure that DPLL callbacks and monitoring functions are not executed during the flash operation. Add all necessary functions for downloading the utility to device memory, entering and exiting flash mode, and performing flash operations. Signed-off-by: Ivan Vecera --- v2: * extended 'comp_str' to 32 chars to avoid warnings related to snprintf * added additional includes --- drivers/dpll/zl3073x/Makefile | 2 +- drivers/dpll/zl3073x/devlink.c | 9 + drivers/dpll/zl3073x/devlink.h | 3 + drivers/dpll/zl3073x/flash.c | 684 +++++++++++++++++++++++++++++++++ drivers/dpll/zl3073x/flash.h | 29 ++ drivers/dpll/zl3073x/regs.h | 39 ++ 6 files changed, 765 insertions(+), 1 deletion(-) create mode 100644 drivers/dpll/zl3073x/flash.c create mode 100644 drivers/dpll/zl3073x/flash.h diff --git a/drivers/dpll/zl3073x/Makefile b/drivers/dpll/zl3073x/Makefile index c3e2f02f319dc..9894513f67dd3 100644 --- a/drivers/dpll/zl3073x/Makefile +++ b/drivers/dpll/zl3073x/Makefile @@ -1,7 +1,7 @@ # SPDX-License-Identifier: GPL-2.0 =20 obj-$(CONFIG_ZL3073X) +=3D zl3073x.o -zl3073x-objs :=3D core.o devlink.o dpll.o prop.o +zl3073x-objs :=3D core.o devlink.o dpll.o flash.o prop.o =20 obj-$(CONFIG_ZL3073X_I2C) +=3D zl3073x_i2c.o zl3073x_i2c-objs :=3D i2c.o diff --git a/drivers/dpll/zl3073x/devlink.c b/drivers/dpll/zl3073x/devlink.c index 7e7fe726ee37a..f3ca973a4d416 100644 --- a/drivers/dpll/zl3073x/devlink.c +++ b/drivers/dpll/zl3073x/devlink.c @@ -138,6 +138,15 @@ zl3073x_devlink_reload_up(struct devlink *devlink, return 0; } =20 +void zl3073x_devlink_flash_notify(struct zl3073x_dev *zldev, const char *m= sg, + const char *component, u32 done, u32 total) +{ + struct devlink *devlink =3D priv_to_devlink(zldev); + + devlink_flash_update_status_notify(devlink, msg, component, done, + total); +} + static const struct devlink_ops zl3073x_devlink_ops =3D { .info_get =3D zl3073x_devlink_info_get, .reload_actions =3D BIT(DEVLINK_RELOAD_ACTION_DRIVER_REINIT), diff --git a/drivers/dpll/zl3073x/devlink.h b/drivers/dpll/zl3073x/devlink.h index 037720db204fc..63dfd6fa1cd60 100644 --- a/drivers/dpll/zl3073x/devlink.h +++ b/drivers/dpll/zl3073x/devlink.h @@ -9,4 +9,7 @@ struct zl3073x_dev *zl3073x_devm_alloc(struct device *dev); =20 int zl3073x_devlink_register(struct zl3073x_dev *zldev); =20 +void zl3073x_devlink_flash_notify(struct zl3073x_dev *zldev, const char *m= sg, + const char *component, u32 done, u32 total); + #endif /* _ZL3073X_DEVLINK_H */ diff --git a/drivers/dpll/zl3073x/flash.c b/drivers/dpll/zl3073x/flash.c new file mode 100644 index 0000000000000..df27e892e8c29 --- /dev/null +++ b/drivers/dpll/zl3073x/flash.c @@ -0,0 +1,684 @@ +// SPDX-License-Identifier: GPL-2.0-or-later + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include "core.h" +#include "devlink.h" +#include "flash.h" + +#define ZL_FLASH_ERR_PFX "FW update failed: " +#define ZL_FLASH_ERR_MSG(_zldev, _extack, _msg, ...) \ + do { \ + dev_err((_zldev)->dev, ZL_FLASH_ERR_PFX _msg "\n", \ + ## __VA_ARGS__); \ + NL_SET_ERR_MSG_FMT_MOD((_extack), ZL_FLASH_ERR_PFX _msg,\ + ## __VA_ARGS__); \ + } while (0) + +/** + * zl3073x_flash_download_block - Download image block to device memory + * @zldev: zl3073x device structure + * @image: image to be downloaded + * @start: start position (in 32-bit words) + * @size: size to download (in 32-bit words) + * @extack: netlink extack pointer to report errors + * + * Returns 0 in case of success or negative value otherwise. + */ +static int +zl3073x_flash_download(struct zl3073x_dev *zldev, const char *component, + u32 addr, const void *data, size_t size, + struct netlink_ext_ack *extack) +{ +#define CHECK_DELAY 5000 /* Check for interrupt each 5 seconds */ + unsigned long timeout; + const void *ptr, *end; + int rc =3D 0; + + dev_dbg(zldev->dev, "Downloading %zu bytes to device memory at 0x%0x\n", + size, addr); + + timeout =3D jiffies + msecs_to_jiffies(CHECK_DELAY); + + for (ptr =3D data, end =3D data + size; ptr < end; ptr +=3D 4, addr +=3D = 4) { + /* Write current word to HW memory */ + rc =3D zl3073x_write_hwreg(zldev, addr, *(const u32 *)ptr); + if (rc) { + ZL_FLASH_ERR_MSG(zldev, extack, + "failed to write to memory at 0x%0x", + addr); + return rc; + } + + /* Check for pending interrupt each 5 seconds */ + if (time_after(jiffies, timeout)) { + if (signal_pending(current)) { + ZL_FLASH_ERR_MSG(zldev, extack, + "Flashing interrupted"); + return -EINTR; + } + + timeout =3D jiffies + msecs_to_jiffies(CHECK_DELAY); + } + + /* Report status each 1 kB block */ + if ((ptr - data) % 1024 =3D=3D 0) + zl3073x_devlink_flash_notify(zldev, "Downloading image", + component, ptr - data, + size); + } + + zl3073x_devlink_flash_notify(zldev, "Downloading image", component, + ptr - data, size); + + dev_dbg(zldev->dev, "%zu bytes downloaded to device memory\n", size); + + return rc; +} + +/** + * zl3073x_flash_error_check - Check for flash utility errors + * @zldev: zl3073x device structure + * @extack: netlink extack pointer to report errors + * + * The function checks for errors detected by the flash utility and + * reports them if any were found. + * + * Return: 0 on success, -EIO when errors are detected + */ +static int +zl3073x_flash_error_check(struct zl3073x_dev *zldev, + struct netlink_ext_ack *extack) +{ + u32 count, cause; + int rc; + + rc =3D zl3073x_read_u32(zldev, ZL_REG_ERROR_COUNT, &count); + if (rc) + return rc; + + rc =3D zl3073x_read_u32(zldev, ZL_REG_ERROR_CAUSE, &cause); + if (rc) + return rc; + + /* Return if no error occurred */ + if (!count) + return 0; + + /* Report errors */ + ZL_FLASH_ERR_MSG(zldev, extack, + "utility error occurred: count=3D%u cause=3D0x%x", count, + cause); + + return -EIO; +} + +/** + * zl3073x_flash_wait_ready - Check or wait for utility to be ready to fla= sh + * @zldev: zl3073x device structure + * @timeout_ms: timeout for the waiting + * + * Return: 0 on success, <0 on error + */ +static int +zl3073x_flash_wait_ready(struct zl3073x_dev *zldev, unsigned int timeout_m= s) +{ +#define ZL_FLASH_POLL_DELAY_MS 100 + unsigned long timeout; + int rc, i; + + dev_dbg(zldev->dev, "Waiting for flashing to be ready\n"); + + timeout =3D jiffies + msecs_to_jiffies(timeout_ms); + + for (i =3D 0, timeout =3D jiffies + msecs_to_jiffies(timeout_ms); + time_before(jiffies, timeout); + i++) { + u8 value; + + /* Check for interrupt each 1s */ + if (i > 9) { + if (signal_pending(current)) + return -EINTR; + i =3D 0; + } + + /* Read write_flash register value */ + rc =3D zl3073x_read_u8(zldev, ZL_REG_WRITE_FLASH, &value); + if (rc) + return rc; + + value =3D FIELD_GET(ZL_WRITE_FLASH_OP, value); + + /* Check if the current operation was done */ + if (value =3D=3D ZL_WRITE_FLASH_OP_DONE) + return 0; /* Operation was successfully done */ + + msleep(ZL_FLASH_POLL_DELAY_MS); + } + + return -ETIMEDOUT; +} + +/** + * zl3073x_flash_cmd_wait - Perform flash operation and wait for finish + * @zldev: zl3073x device structure + * @operation: operation to perform + * @extack: netlink extack pointer to report errors + * + * Return: 0 on success, <0 on error + */ +static int +zl3073x_flash_cmd_wait(struct zl3073x_dev *zldev, u32 operation, + struct netlink_ext_ack *extack) +{ +#define FLASH_PHASE1_TIMEOUT_MS 60000 /* up to 1 minute */ +#define FLASH_PHASE2_TIMEOUT_MS 120000 /* up to 2 minutes */ + u8 value; + int rc; + + dev_dbg(zldev->dev, "Sending flash command: 0x%x\n", operation); + + /* Wait for access */ + rc =3D zl3073x_flash_wait_ready(zldev, FLASH_PHASE1_TIMEOUT_MS); + if (rc) + return rc; + + /* Issue the requested operation */ + rc =3D zl3073x_read_u8(zldev, ZL_REG_WRITE_FLASH, &value); + if (rc) + return rc; + + value &=3D ~ZL_WRITE_FLASH_OP; + value |=3D FIELD_PREP(ZL_WRITE_FLASH_OP, operation); + + rc =3D zl3073x_write_u8(zldev, ZL_REG_WRITE_FLASH, value); + if (rc) + return rc; + + /* Wait for command completion */ + rc =3D zl3073x_flash_wait_ready(zldev, FLASH_PHASE2_TIMEOUT_MS); + if (rc) + return rc; + + /* Check for utility errors */ + return zl3073x_flash_error_check(zldev, extack); +} + +/** + * zl3073x_flash_get_sector_size - Get flash sector size + * @zldev: zl3073x device structure + * @sector_size: sector size returned by the function + * + * The function reads the flash sector size detected by flash utility and + * stores it into @sector_size. + * + * Return: 0 on success, <0 on error + */ +static int +zl3073x_flash_get_sector_size(struct zl3073x_dev *zldev, size_t *sector_si= ze) +{ + u8 flash_info; + int rc; + + rc =3D zl3073x_read_u8(zldev, ZL_REG_FLASH_INFO, &flash_info); + if (rc) + return rc; + + switch (FIELD_GET(ZL_FLASH_INFO_SECTOR_SIZE, flash_info)) { + case ZL_FLASH_INFO_SECTOR_4K: + *sector_size =3D 0x1000; + break; + case ZL_FLASH_INFO_SECTOR_64K: + *sector_size =3D 0x10000; + break; + default: + rc =3D -EINVAL; + break; + } + + return rc; +} + +/** + * zl3073x_flash_sectors - Flash sectors + * @zldev: zl3073x device structure + * @component: component name + * @page: destination flash page + * @addr: device memory address to load data + * @data: pointer to data to be flashed + * @size: size of data + * @extack: netlink extack pointer to report errors + * + * The function flashes given @data with size of @size to the internal fla= sh + * memory block starting from page @page. The function uses sector flash + * method and has to take into account the flash sector size reported by + * flashing utility. Input data are spliced into blocks according this + * sector size and each block is flashed separately. + * + * Return: 0 on success, <0 on error + */ +int zl3073x_flash_sectors(struct zl3073x_dev *zldev, const char *component, + u32 page, u32 addr, const void *data, size_t size, + struct netlink_ext_ack *extack) +{ +#define ZL_FLASH_MAX_BLOCK_SIZE 0x0001E000 +#define ZL_FLASH_PAGE_SIZE 256 + size_t max_block_size, block_size, sector_size; + const void *ptr, *end; + int rc; + + /* Get flash sector size */ + rc =3D zl3073x_flash_get_sector_size(zldev, §or_size); + if (rc) { + ZL_FLASH_ERR_MSG(zldev, extack, + "Failed to get flash sector size"); + return rc; + } + + /* Determine max block size depending on sector size */ + max_block_size =3D ALIGN_DOWN(ZL_FLASH_MAX_BLOCK_SIZE, sector_size); + + for (ptr =3D data, end =3D data + size; ptr < end; ptr +=3D block_size) { + char comp_str[32]; + + block_size =3D min_t(size_t, max_block_size, end - ptr); + + /* Add suffix '-partN' if the requested component size is + * greater than max_block_size. + */ + if (max_block_size < size) + snprintf(comp_str, sizeof(comp_str), "%s-part%zu", + component, (ptr - data) / max_block_size + 1); + else + strscpy(comp_str, component); + + /* Download block to device memory */ + rc =3D zl3073x_flash_download(zldev, comp_str, addr, ptr, + block_size, extack); + if (rc) + goto finish; + + /* Set address to flash from */ + rc =3D zl3073x_write_u32(zldev, ZL_REG_IMAGE_START_ADDR, addr); + if (rc) + goto finish; + + /* Set size of block to flash */ + rc =3D zl3073x_write_u32(zldev, ZL_REG_IMAGE_SIZE, block_size); + if (rc) + goto finish; + + /* Set destination page to flash */ + rc =3D zl3073x_write_u32(zldev, ZL_REG_FLASH_INDEX_WRITE, page); + if (rc) + goto finish; + + /* Set filling pattern */ + rc =3D zl3073x_write_u32(zldev, ZL_REG_FILL_PATTERN, U32_MAX); + if (rc) + goto finish; + + zl3073x_devlink_flash_notify(zldev, "Flashing image", comp_str, + 0, 0); + + dev_dbg(zldev->dev, "Flashing %zu bytes to page %u\n", + block_size, page); + + /* Execute sectors flash operation */ + rc =3D zl3073x_flash_cmd_wait(zldev, ZL_WRITE_FLASH_OP_SECTORS, + extack); + if (rc) + goto finish; + + /* Move to next page */ + page +=3D block_size / ZL_FLASH_PAGE_SIZE; + } + +finish: + zl3073x_devlink_flash_notify(zldev, + rc ? "Flashing failed" : "Flashing done", + component, 0, 0); + + return rc; +} + +/** + * zl3073x_flash_page - Flash page + * @zldev: zl3073x device structure + * @component: component name + * @page: destination flash page + * @addr: device memory address to load data + * @data: pointer to data to be flashed + * @size: size of data + * @extack: netlink extack pointer to report errors + * + * The function flashes given @data with size of @size to the internal fla= sh + * memory block starting with page @page. + * + * Return: 0 on success, <0 on error + */ +int zl3073x_flash_page(struct zl3073x_dev *zldev, const char *component, + u32 page, u32 addr, const void *data, size_t size, + struct netlink_ext_ack *extack) +{ + int rc; + + /* Download component to device memory */ + rc =3D zl3073x_flash_download(zldev, component, addr, data, size, extack); + if (rc) + goto finish; + + /* Set address to flash from */ + rc =3D zl3073x_write_u32(zldev, ZL_REG_IMAGE_START_ADDR, addr); + if (rc) + goto finish; + + /* Set size of block to flash */ + rc =3D zl3073x_write_u32(zldev, ZL_REG_IMAGE_SIZE, size); + if (rc) + goto finish; + + /* Set destination page to flash */ + rc =3D zl3073x_write_u32(zldev, ZL_REG_FLASH_INDEX_WRITE, page); + if (rc) + goto finish; + + /* Set filling pattern */ + rc =3D zl3073x_write_u32(zldev, ZL_REG_FILL_PATTERN, U32_MAX); + if (rc) + goto finish; + + zl3073x_devlink_flash_notify(zldev, "Flashing image", component, 0, + size); + + /* Execute sectors flash operation */ + rc =3D zl3073x_flash_cmd_wait(zldev, ZL_WRITE_FLASH_OP_PAGE, extack); + if (rc) + goto finish; + + zl3073x_devlink_flash_notify(zldev, "Flashing image", component, size, + size); + +finish: + zl3073x_devlink_flash_notify(zldev, + rc ? "Flashing failed" : "Flashing done", + component, 0, 0); + + return rc; +} + +/** + * zl3073x_flash_page_copy - Copy flash page + * @zldev: zl3073x device structure + * @component: component name + * @src_page: source page to copy + * @dst_page: destination page + * @extack: netlink extack pointer to report errors + * + * The function copies one flash page specified by @src_page into the flash + * page specified by @dst_page. + * + * Return: 0 on success, <0 on error + */ +int zl3073x_flash_page_copy(struct zl3073x_dev *zldev, const char *compone= nt, + u32 src_page, u32 dst_page, + struct netlink_ext_ack *extack) +{ + int rc; + + /* Set source page to be copied */ + rc =3D zl3073x_write_u32(zldev, ZL_REG_FLASH_INDEX_READ, src_page); + if (rc) + return rc; + + /* Set destination page for the copy */ + rc =3D zl3073x_write_u32(zldev, ZL_REG_FLASH_INDEX_WRITE, dst_page); + if (rc) + return rc; + + /* Perform copy operation */ + rc =3D zl3073x_flash_cmd_wait(zldev, ZL_WRITE_FLASH_OP_COPY_PAGE, extack); + if (rc) + ZL_FLASH_ERR_MSG(zldev, extack, + "Failed to copy page %u to page %u", src_page, + dst_page); + + return rc; +} + +/** + * zl3073x_flash_mode_verify - Check flash utility + * @zldev: zl3073x device structure + * + * Return: 0 if the flash utility is ready, <0 on error + */ +static int +zl3073x_flash_mode_verify(struct zl3073x_dev *zldev) +{ + u8 family, release; + u32 hash; + int rc; + + rc =3D zl3073x_read_u32(zldev, ZL_REG_FLASH_HASH, &hash); + if (rc) + return rc; + + rc =3D zl3073x_read_u8(zldev, ZL_REG_FLASH_FAMILY, &family); + if (rc) + return rc; + + rc =3D zl3073x_read_u8(zldev, ZL_REG_FLASH_RELEASE, &release); + if (rc) + return rc; + + dev_dbg(zldev->dev, + "Flash utility check: hash 0x%08x, fam 0x%02x, rel 0x%02x\n", + hash, family, release); + + /* Return success for correct family */ + return (family =3D=3D 0x21) ? 0 : -ENODEV; +} + +static int +zl3073x_flash_host_ctrl_enable(struct zl3073x_dev *zldev) +{ + u8 host_ctrl; + int rc; + + /* Read host control register */ + rc =3D zl3073x_read_u8(zldev, ZL_REG_HOST_CONTROL, &host_ctrl); + if (rc) + return rc; + + /* Enable host control */ + host_ctrl &=3D ~ZL_HOST_CONTROL_ENABLE; + host_ctrl |=3D ZL_HOST_CONTROL_ENABLE; + + /* Update host control register */ + return zl3073x_write_u8(zldev, ZL_REG_HOST_CONTROL, host_ctrl); +} + +/** + * zl3073x_flash_mode_enter - Switch the device to flash mode + * @zldev: zl3073x device structure + * @util_ptr: buffer with flash utility + * @util_size: size of buffer with flash utility + * @extack: netlink extack pointer to report errors + * + * The function prepares and switches the device into flash mode. + * + * The procedure: + * 1) Stop device CPU by specific HW register sequence + * 2) Download flash utility to device memory + * 3) Resume device CPU by specific HW register sequence + * 4) Check communication with flash utility + * 5) Enable host control necessary to access flash API + * 6) Check for potential error detected by the utility + * + * The API provided by normal firmware is not available in flash mode + * so the caller has to ensure that this API is not used in this mode. + * + * After performing flash operation the caller should call + * @zl3073x_flash_mode_leave to return back to normal operation. + * + * Return: 0 on success, <0 on error. + */ +int zl3073x_flash_mode_enter(struct zl3073x_dev *zldev, const void *util_p= tr, + size_t util_size, struct netlink_ext_ack *extack) +{ + /* Sequence to be written prior utility download */ + static const struct zl3073x_hwreg_seq_item pre_seq[] =3D { + HWREG_SEQ_ITEM(0x80000400, 1, BIT(0), 0), + HWREG_SEQ_ITEM(0x80206340, 1, BIT(4), 0), + HWREG_SEQ_ITEM(0x10000000, 1, BIT(2), 0), + HWREG_SEQ_ITEM(0x10000024, 0x00000001, U32_MAX, 0), + HWREG_SEQ_ITEM(0x10000020, 0x00000001, U32_MAX, 0), + HWREG_SEQ_ITEM(0x10000000, 1, BIT(10), 1000), + }; + /* Sequence to be written after utility download */ + static const struct zl3073x_hwreg_seq_item post_seq[] =3D { + HWREG_SEQ_ITEM(0x10400004, 0x000000C0, U32_MAX, 0), + HWREG_SEQ_ITEM(0x10400008, 0x00000000, U32_MAX, 0), + HWREG_SEQ_ITEM(0x10400010, 0x20000000, U32_MAX, 0), + HWREG_SEQ_ITEM(0x10400014, 0x20000004, U32_MAX, 0), + HWREG_SEQ_ITEM(0x10000000, 1, GENMASK(10, 9), 0), + HWREG_SEQ_ITEM(0x10000020, 0x00000000, U32_MAX, 0), + HWREG_SEQ_ITEM(0x10000000, 0, BIT(0), 1000), + }; + int rc; + + zl3073x_devlink_flash_notify(zldev, "Prepare flash mode", "utility", + 0, 0); + + /* Execure pre-load sequence */ + rc =3D zl3073x_write_hwreg_seq(zldev, pre_seq, ARRAY_SIZE(pre_seq)); + if (rc) { + ZL_FLASH_ERR_MSG(zldev, extack, + "cannot execute pre-load sequence"); + goto error; + } + + /* Download utility image to device memory */ + rc =3D zl3073x_flash_download(zldev, "utility", 0x20000000, util_ptr, + util_size, extack); + if (rc) { + ZL_FLASH_ERR_MSG(zldev, extack, + "cannot download flash utility"); + goto error; + } + + /* Execute post-load sequence */ + rc =3D zl3073x_write_hwreg_seq(zldev, post_seq, ARRAY_SIZE(post_seq)); + if (rc) { + ZL_FLASH_ERR_MSG(zldev, extack, + "cannot execute post-load sequence"); + goto error; + } + + /* Check that utility identifies itself correctly */ + rc =3D zl3073x_flash_mode_verify(zldev); + if (rc) { + ZL_FLASH_ERR_MSG(zldev, extack, "flash utility check failed"); + goto error; + } + + /* Enable host control */ + rc =3D zl3073x_flash_host_ctrl_enable(zldev); + if (rc) { + ZL_FLASH_ERR_MSG(zldev, extack, "cannot enable host control"); + goto error; + } + + zl3073x_devlink_flash_notify(zldev, "Flash mode enabled", "utility", + 0, 0); + + return 0; + +error: + rc =3D zl3073x_flash_mode_leave(zldev, extack); + if (rc) + ZL_FLASH_ERR_MSG(zldev, extack, + "failed to switch back to normal mode"); + + return rc; +} + +/** + * zl3073x_flash_mode_leave - Leave flash mode + * @zldev: zl3073x device structure + * @extack: netlink extack pointer to report errors + * + * The function instructs the device to leave the flash mode and + * to return back to normal operation. + * + * The procedure: + * 1) Set reset flag + * 2) Reset the device CPU by specific HW register sequence + * 3) Wait for the device to be ready + * 4) Check the reset flag was cleared + * + * Return: 0 on success, <0 on error + */ +int zl3073x_flash_mode_leave(struct zl3073x_dev *zldev, + struct netlink_ext_ack *extack) +{ + /* Sequence to be written after flash */ + static const struct zl3073x_hwreg_seq_item fw_reset_seq[] =3D { + HWREG_SEQ_ITEM(0x80000404, 1, BIT(0), 0), + HWREG_SEQ_ITEM(0x80000410, 1, BIT(0), 0), + }; + u8 reset_status; + int rc; + + zl3073x_devlink_flash_notify(zldev, "Leaving flash mode", "utility", + 0, 0); + + /* Read reset status register */ + rc =3D zl3073x_read_u8(zldev, ZL_REG_RESET_STATUS, &reset_status); + if (rc) + return rc; + + /* Set reset bit */ + reset_status |=3D ZL_REG_RESET_STATUS_RESET; + + /* Update reset status register */ + rc =3D zl3073x_write_u8(zldev, ZL_REG_RESET_STATUS, reset_status); + if (rc) + return rc; + + /* We do not check the return value here as the sequence resets + * the device CPU and the last write always return an error. + */ + zl3073x_write_hwreg_seq(zldev, fw_reset_seq, ARRAY_SIZE(fw_reset_seq)); + + /* Wait for the device to be ready */ + msleep(500); + + /* Read again the reset status register */ + rc =3D zl3073x_read_u8(zldev, ZL_REG_RESET_STATUS, &reset_status); + if (rc) + return rc; + + /* Check the reset bit was cleared */ + if (reset_status & ZL_REG_RESET_STATUS_RESET) { + dev_err(zldev->dev, + "Reset not confirmed after switch to normal mode\n"); + return -EINVAL; + } + + return 0; +} diff --git a/drivers/dpll/zl3073x/flash.h b/drivers/dpll/zl3073x/flash.h new file mode 100644 index 0000000000000..effe1b16b3591 --- /dev/null +++ b/drivers/dpll/zl3073x/flash.h @@ -0,0 +1,29 @@ +/* SPDX-License-Identifier: GPL-2.0+ */ + +#ifndef __ZL3073X_FLASH_H +#define __ZL3073X_FLASH_H + +#include + +struct netlink_ext_ack; +struct zl3073x_dev; + +int zl3073x_flash_mode_enter(struct zl3073x_dev *zldev, const void *util_p= tr, + size_t util_size, struct netlink_ext_ack *extack); + +int zl3073x_flash_mode_leave(struct zl3073x_dev *zldev, + struct netlink_ext_ack *extack); + +int zl3073x_flash_page(struct zl3073x_dev *zldev, const char *component, + u32 page, u32 addr, const void *data, size_t size, + struct netlink_ext_ack *extack); + +int zl3073x_flash_page_copy(struct zl3073x_dev *zldev, const char *compone= nt, + u32 src_page, u32 dst_page, + struct netlink_ext_ack *extack); + +int zl3073x_flash_sectors(struct zl3073x_dev *zldev, const char *component, + u32 page, u32 addr, const void *data, size_t size, + struct netlink_ext_ack *extack); + +#endif /* __ZL3073X_FLASH_H */ diff --git a/drivers/dpll/zl3073x/regs.h b/drivers/dpll/zl3073x/regs.h index 80922987add34..19a25325bd9c7 100644 --- a/drivers/dpll/zl3073x/regs.h +++ b/drivers/dpll/zl3073x/regs.h @@ -72,6 +72,9 @@ #define ZL_REG_FW_VER ZL_REG(0, 0x05, 2) #define ZL_REG_CUSTOM_CONFIG_VER ZL_REG(0, 0x07, 4) =20 +#define ZL_REG_RESET_STATUS ZL_REG(0, 0x18, 1) +#define ZL_REG_RESET_STATUS_RESET BIT(0) + /************************* * Register Page 2, Status *************************/ @@ -272,4 +275,40 @@ #define ZL_REG_HWREG_WRITE_DATA ZL_REG(0xff, 0x08, 4) #define ZL_REG_HWREG_READ_DATA ZL_REG(0xff, 0x0c, 4) =20 +/* + * Registers available in flash mode + */ +#define ZL_REG_FLASH_HASH ZL_REG(0, 0x78, 4) +#define ZL_REG_FLASH_FAMILY ZL_REG(0, 0x7c, 1) +#define ZL_REG_FLASH_RELEASE ZL_REG(0, 0x7d, 1) + +#define ZL_REG_HOST_CONTROL ZL_REG(1, 0x02, 1) +#define ZL_HOST_CONTROL_ENABLE BIT(0) + +#define ZL_REG_IMAGE_START_ADDR ZL_REG(1, 0x04, 4) +#define ZL_REG_IMAGE_SIZE ZL_REG(1, 0x08, 4) +#define ZL_REG_FLASH_INDEX_READ ZL_REG(1, 0x0c, 4) +#define ZL_REG_FLASH_INDEX_WRITE ZL_REG(1, 0x10, 4) +#define ZL_REG_FILL_PATTERN ZL_REG(1, 0x14, 4) + +#define ZL_REG_WRITE_FLASH ZL_REG(1, 0x18, 1) +#define ZL_WRITE_FLASH_OP GENMASK(2, 0) +#define ZL_WRITE_FLASH_OP_DONE 0x0 +#define ZL_WRITE_FLASH_OP_SECTORS 0x2 +#define ZL_WRITE_FLASH_OP_PAGE 0x3 +#define ZL_WRITE_FLASH_OP_COPY_PAGE 0x4 + +#define ZL_REG_FLASH_INFO ZL_REG(2, 0x00, 1) +#define ZL_FLASH_INFO_SECTOR_SIZE GENMASK(3, 0) +#define ZL_FLASH_INFO_SECTOR_4K 0 +#define ZL_FLASH_INFO_SECTOR_64K 1 + +#define ZL_REG_ERROR_COUNT ZL_REG(2, 0x04, 4) +#define ZL_REG_ERROR_CAUSE ZL_REG(2, 0x08, 4) + +#define ZL_REG_OP_STATE ZL_REG(2, 0x14, 1) +#define ZL_OP_STATE_NO_COMMAND 0 +#define ZL_OP_STATE_PENDING 1 +#define ZL_OP_STATE_DONE 2 + #endif /* _ZL3073X_REGS_H */ --=20 2.49.1 From nobody Sun Oct 5 00:12:22 2025 Received: from us-smtp-delivery-124.mimecast.com (us-smtp-delivery-124.mimecast.com [170.10.129.124]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 821D02E0902 for ; Mon, 11 Aug 2025 14:40:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=170.10.129.124 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754923238; cv=none; b=QHShqyJJhjrhjQ7iqFUGusDKurk2KDNEQk66IDd3qeYO1+VWVM6h+okJ8K4BdkecHe3RSeLM/fnKUMgvW337gNJvshHQklYmkw6G5CJlrFAWYotDAMmdhGT+Nxgthw1DltEYsmEFTH3Q9yYoQ4MC6LxDGNh4gFV44B9ZhLDIyQg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754923238; c=relaxed/simple; bh=dq0KAotgaGHjCti+dx5ivStThdo8gwQxQK4PT3dNJIM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=R2FN2Nz33J2UvFUU63NRsDNcyydDMpcJVt+EMRVF+lPgMg/T62TRScZ8aCh/suUquPj1D88T97lJ/QGet8eNT17z0iRf7BxQH/b7K4UEHGfMFfs9D7LAnyy/IOHiNv2MMeiaOaniRnj2uK/QvDfjvP2M9+Lk3qYw0xINiLELTK8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com; spf=pass smtp.mailfrom=redhat.com; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b=bh9u+QdW; arc=none smtp.client-ip=170.10.129.124 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=redhat.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b="bh9u+QdW" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1754923235; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=T9dUv7a2kjXQ2A7K4Ae5EG2RRH4Y9mHE/r4WqLxSD0Q=; b=bh9u+QdWPl6vdcBR/GUJQT58QCeYKu6Z3yEV6+jqQIcZnlT0ShfK6Rbm2M9MGn/IHh0ayy T8XTc1duGqaKV9O3BrX230ihEj4BwF87sf9OybYuiuZhVlm0wT6DexGqJxYQag0A+0wBZt 6E8QIH3ZfKnNWUgi36vbVUu8zkh6Cvk= Received: from mx-prod-mc-08.mail-002.prod.us-west-2.aws.redhat.com (ec2-35-165-154-97.us-west-2.compute.amazonaws.com [35.165.154.97]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.3, cipher=TLS_AES_256_GCM_SHA384) id us-mta-49-Kk4JRd1HNWu393XIIu6w_Q-1; Mon, 11 Aug 2025 10:40:31 -0400 X-MC-Unique: Kk4JRd1HNWu393XIIu6w_Q-1 X-Mimecast-MFC-AGG-ID: Kk4JRd1HNWu393XIIu6w_Q_1754923229 Received: from mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com (mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com [10.30.177.4]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by mx-prod-mc-08.mail-002.prod.us-west-2.aws.redhat.com (Postfix) with ESMTPS id B39A818004A7; Mon, 11 Aug 2025 14:40:29 +0000 (UTC) Received: from p16v.luc.cera.cz (unknown [10.45.225.214]) by mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com (Postfix) with ESMTP id 78C69300145B; Mon, 11 Aug 2025 14:40:25 +0000 (UTC) From: Ivan Vecera To: netdev@vger.kernel.org Cc: Jiri Pirko , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Simon Horman , Jonathan Corbet , Prathosh Satish , linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, Michal Schmidt , Petr Oros Subject: [PATCH net-next v2 3/5] dpll: zl3073x: Add firmware loading functionality Date: Mon, 11 Aug 2025 16:40:07 +0200 Message-ID: <20250811144009.2408337-4-ivecera@redhat.com> In-Reply-To: <20250811144009.2408337-1-ivecera@redhat.com> References: <20250811144009.2408337-1-ivecera@redhat.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Scanned-By: MIMEDefang 3.4.1 on 10.30.177.4 Content-Type: text/plain; charset="utf-8" Add functionality for loading firmware files provided by the vendor to be flashed into the device's internal flash memory. The firmware consists of several components, such as the firmware executable itself, chip-specific customizations, and configuration files. The firmware file contains at least a flash utility, which is executed on the device side, and one or more flashable components. Each component has its own specific properties, such as the address where it should be loaded during flashing, one or more destination flash pages, and the flashing method that should be used. Signed-off-by: Ivan Vecera --- v2: * added additional includes * removed empty line * '*(dst+len)' -> '*(dst + len)' * 'Santity' -> 'Sanity' * fixed smatch warning about uninitialized 'rc' --- drivers/dpll/zl3073x/Makefile | 2 +- drivers/dpll/zl3073x/fw.c | 498 ++++++++++++++++++++++++++++++++++ drivers/dpll/zl3073x/fw.h | 52 ++++ 3 files changed, 551 insertions(+), 1 deletion(-) create mode 100644 drivers/dpll/zl3073x/fw.c create mode 100644 drivers/dpll/zl3073x/fw.h diff --git a/drivers/dpll/zl3073x/Makefile b/drivers/dpll/zl3073x/Makefile index 9894513f67dd3..84e22aae57e5f 100644 --- a/drivers/dpll/zl3073x/Makefile +++ b/drivers/dpll/zl3073x/Makefile @@ -1,7 +1,7 @@ # SPDX-License-Identifier: GPL-2.0 =20 obj-$(CONFIG_ZL3073X) +=3D zl3073x.o -zl3073x-objs :=3D core.o devlink.o dpll.o flash.o prop.o +zl3073x-objs :=3D core.o devlink.o dpll.o flash.o fw.o prop.o =20 obj-$(CONFIG_ZL3073X_I2C) +=3D zl3073x_i2c.o zl3073x_i2c-objs :=3D i2c.o diff --git a/drivers/dpll/zl3073x/fw.c b/drivers/dpll/zl3073x/fw.c new file mode 100644 index 0000000000000..5599b075bdf83 --- /dev/null +++ b/drivers/dpll/zl3073x/fw.c @@ -0,0 +1,498 @@ +// SPDX-License-Identifier: GPL-2.0-or-later + +#include +#include +#include +#include +#include +#include +#include +#include + +#include "core.h" +#include "flash.h" +#include "fw.h" + +#define ZL3073X_FW_ERR_PFX "FW load failed: " +#define ZL3073X_FW_ERR_MSG(_zldev, _extack, _msg, ...) \ + do { \ + dev_err((_zldev)->dev, ZL3073X_FW_ERR_PFX _msg "\n", \ + ## __VA_ARGS__); \ + NL_SET_ERR_MSG_FMT_MOD((_extack), \ + ZL3073X_FW_ERR_PFX _msg, \ + ## __VA_ARGS__); \ + } while (0) + +enum zl3073x_flash_type { + ZL3073X_FLASH_TYPE_NONE =3D 0, + ZL3073X_FLASH_TYPE_SECTORS, + ZL3073X_FLASH_TYPE_PAGE, + ZL3073X_FLASH_TYPE_PAGE_AND_COPY, +}; + +struct zl3073x_fw_component_info { + const char *name; + size_t max_size; + enum zl3073x_flash_type flash_type; + u32 load_addr; + u32 dest_page; + u32 copy_page; +}; + +static const struct zl3073x_fw_component_info component_info[] =3D { + [ZL_FW_COMPONENT_UTIL] =3D { + .name =3D "utility", + .max_size =3D 0x2300, + .load_addr =3D 0x20000000, + .flash_type =3D ZL3073X_FLASH_TYPE_NONE, + }, + [ZL_FW_COMPONENT_FW1] =3D { + .name =3D "firmware1", + .max_size =3D 0x35000, + .load_addr =3D 0x20002000, + .flash_type =3D ZL3073X_FLASH_TYPE_SECTORS, + .dest_page =3D 0x020, + }, + [ZL_FW_COMPONENT_FW2] =3D { + .name =3D "firmware2", + .max_size =3D 0x0040, + .load_addr =3D 0x20000000, + .flash_type =3D ZL3073X_FLASH_TYPE_PAGE_AND_COPY, + .dest_page =3D 0x3e0, + .copy_page =3D 0x000, + }, + [ZL_FW_COMPONENT_FW3] =3D { + .name =3D "firmware3", + .max_size =3D 0x0248, + .load_addr =3D 0x20000400, + .flash_type =3D ZL3073X_FLASH_TYPE_PAGE_AND_COPY, + .dest_page =3D 0x3e4, + .copy_page =3D 0x004, + }, + [ZL_FW_COMPONENT_CFG0] =3D { + .name =3D "config0", + .max_size =3D 0x1000, + .load_addr =3D 0x20000000, + .flash_type =3D ZL3073X_FLASH_TYPE_PAGE, + .dest_page =3D 0x3d0, + }, + [ZL_FW_COMPONENT_CFG1] =3D { + .name =3D "config1", + .max_size =3D 0x1000, + .load_addr =3D 0x20000000, + .flash_type =3D ZL3073X_FLASH_TYPE_PAGE, + .dest_page =3D 0x3c0, + }, + [ZL_FW_COMPONENT_CFG2] =3D { + .name =3D "config2", + .max_size =3D 0x1000, + .load_addr =3D 0x20000000, + .flash_type =3D ZL3073X_FLASH_TYPE_PAGE, + .dest_page =3D 0x3b0, + }, + [ZL_FW_COMPONENT_CFG3] =3D { + .name =3D "config3", + .max_size =3D 0x1000, + .load_addr =3D 0x20000000, + .flash_type =3D ZL3073X_FLASH_TYPE_PAGE, + .dest_page =3D 0x3a0, + }, + [ZL_FW_COMPONENT_CFG4] =3D { + .name =3D "config4", + .max_size =3D 0x1000, + .load_addr =3D 0x20000000, + .flash_type =3D ZL3073X_FLASH_TYPE_PAGE, + .dest_page =3D 0x390, + }, + [ZL_FW_COMPONENT_CFG5] =3D { + .name =3D "config5", + .max_size =3D 0x1000, + .load_addr =3D 0x20000000, + .flash_type =3D ZL3073X_FLASH_TYPE_PAGE, + .dest_page =3D 0x380, + }, + [ZL_FW_COMPONENT_CFG6] =3D { + .name =3D "config6", + .max_size =3D 0x1000, + .load_addr =3D 0x20000000, + .flash_type =3D ZL3073X_FLASH_TYPE_PAGE, + .dest_page =3D 0x370, + }, +}; + +/* Sanity check */ +static_assert(ARRAY_SIZE(component_info) =3D=3D ZL_FW_NUM_COMPONENTS); + +/** + * zl3073x_fw_readline - Read next line from firmware + * @dst: destination buffer + * @dst_sz: destination buffer size + * @psrc: source buffer + * @psrc_sz: source buffer size + * + * The function read next line from the firmware buffer specified by @psrc + * and @psrc_sz and stores it into buffer specified by @dst and @dst_sz. + * The pointer @psrc and remaining bytes in @psrc_sz are updated according= ly. + * + * Return: number of characters read on success, -EINVAL on error + */ +static ssize_t +zl3073x_fw_readline(char *dst, size_t dst_sz, const char **psrc, + size_t *psrc_sz) +{ + const char *ptr =3D *psrc; + size_t len; + + /* Skip any existing new-lines at the beginning */ + ptr =3D memchr_inv(*psrc, '\n', *psrc_sz); + if (ptr) { + *psrc_sz -=3D ptr - *psrc; + *psrc =3D ptr; + } + + /* Now look for the next new-line in the source */ + ptr =3D memscan((void *)*psrc, '\n', *psrc_sz); + len =3D ptr - *psrc; + + /* Return error if the source line is too long for destination */ + if (len >=3D dst_sz) + return -EINVAL; + + /* Copy the line from source and append NUL char */ + memcpy(dst, *psrc, len); + *(dst + len) =3D '\0'; + + *psrc =3D ptr; + *psrc_sz -=3D len; + + /* Return number of read chars */ + return len; +} + +/** + * zl3073x_fw_component_alloc - Alloc structure to hold firmware component + * @size: size of buffer to store data + * + * Return: pointer to allocated component structure or NULL on error. + */ +static struct zl3073x_fw_component * +zl3073x_fw_component_alloc(size_t size) +{ + struct zl3073x_fw_component *comp; + + comp =3D kzalloc(sizeof(*comp), GFP_KERNEL); + if (!comp) + return NULL; + + comp->size =3D size; + comp->data =3D kzalloc(size, GFP_KERNEL); + if (!comp->data) { + kfree(comp); + return NULL; + } + + return comp; +} + +/** + * zl3073x_fw_component_free - Free allocated component structure + * @comp: pointer to allocated component + */ +static void +zl3073x_fw_component_free(struct zl3073x_fw_component *comp) +{ + if (comp) + kfree(comp->data); + + kfree(comp); +} + +/** + * zl3073x_fw_component_id_get - Get ID for firmware component name + * @name: input firmware component name + * + * Return: + * - ZL3073X_FW_COMPONENT_* ID for known component name + * - ZL3073X_FW_COMPONENT_INVALID if the given name is unknown + */ +static enum zl3073x_fw_component_id +zl3073x_fw_component_id_get(const char *name) +{ + enum zl3073x_fw_component_id id; + + for (id =3D ZL_FW_COMPONENT_UTIL; id < ZL_FW_NUM_COMPONENTS; id++) + if (!strcasecmp(name, component_info[id].name)) + return id; + + return ZL_FW_COMPONENT_INVALID; +} + +/** + * zl3073x_fw_component_load - Load component from firmware source + * @zldev: zl3073x device structure + * @pcomp: pointer to loaded component + * @psrc: data pointer to load component from + * @psize: remaining bytes in buffer + * @extack: netlink extack pointer to report errors + * + * The function allocates single firmware component and loads the data from + * the buffer specified by @psrc and @psize. Pointer to allocated component + * is stored in output @pcomp. Source data pointer @psrc and remaining byt= es + * @psize are updated accordingly. + * + * Return: 0 on success, <0 on error + */ +static ssize_t +zl3073x_fw_component_load(struct zl3073x_dev *zldev, + struct zl3073x_fw_component **pcomp, + const char **psrc, size_t *psize, + struct netlink_ext_ack *extack) +{ + const struct zl3073x_fw_component_info *info; + struct zl3073x_fw_component *comp =3D NULL; + struct device *dev =3D zldev->dev; + enum zl3073x_fw_component_id id; + ssize_t len, count; + u32 comp_size; + char line[32]; + int rc; + + /* Fetch image name from input */ + len =3D zl3073x_fw_readline(line, sizeof(line), psrc, psize); + if (len < 0) { + rc =3D len; + goto err_unexpected; + } else if (!len) { + /* No more data */ + return 0; + } + + dev_dbg(dev, "Firmware component '%s' found\n", line); + + id =3D zl3073x_fw_component_id_get(line); + if (id =3D=3D ZL_FW_COMPONENT_INVALID) { + ZL3073X_FW_ERR_MSG(zldev, extack, "[%s] unknown component type", + line); + return -EINVAL; + } + + info =3D &component_info[id]; + + /* Fetch image size from input */ + len =3D zl3073x_fw_readline(line, sizeof(line), psrc, psize); + if (len < 0) { + rc =3D len; + goto err_unexpected; + } else if (!len) { + ZL3073X_FW_ERR_MSG(zldev, extack, "[%s] missing size", + info->name); + return -ENODATA; + } + + rc =3D kstrtou32(line, 10, &comp_size); + if (rc) { + ZL3073X_FW_ERR_MSG(zldev, extack, + "[%s] invalid size value '%s'", info->name, + line); + return rc; + } + + comp_size *=3D sizeof(u32); /* convert num of dwords to bytes */ + + /* Check image size validity */ + if (comp_size > component_info[id].max_size) { + ZL3073X_FW_ERR_MSG(zldev, extack, + "[%s] component is too big (%u bytes)\n", + info->name, comp_size); + return -EINVAL; + } + + dev_dbg(dev, "Indicated component image size: %u bytes\n", comp_size); + + /* Alloc component */ + comp =3D zl3073x_fw_component_alloc(comp_size); + if (!comp) { + ZL3073X_FW_ERR_MSG(zldev, extack, "failed to alloc memory"); + return -ENOMEM; + } + comp->id =3D id; + + /* Load component data from firmware source */ + for (count =3D 0; count < comp_size; count +=3D 4) { + len =3D zl3073x_fw_readline(line, sizeof(line), psrc, psize); + if (len < 0) { + rc =3D len; + goto err_unexpected; + } else if (!len) { + ZL3073X_FW_ERR_MSG(zldev, extack, "[%s] missing data", + info->name); + rc =3D -ENODATA; + goto err; + } + + rc =3D kstrtou32(line, 16, comp->data + count); + if (rc) { + ZL3073X_FW_ERR_MSG(zldev, extack, + "[%s] invalid data: '%s'", + info->name, line); + goto err; + } + } + + *pcomp =3D comp; + + return 1; + +err_unexpected: + ZL3073X_FW_ERR_MSG(zldev, extack, "unexpected input"); +err: + zl3073x_fw_component_free(comp); + + return rc; +} + +/** + * zl3073x_fw_free - Free allocated firmware + * @fw: firmware pointer + * + * The function frees existing firmware allocated by @zl3073x_fw_load. + */ +void zl3073x_fw_free(struct zl3073x_fw *fw) +{ + size_t i; + + if (!fw) + return; + + for (i =3D 0; i < ZL_FW_NUM_COMPONENTS; i++) + zl3073x_fw_component_free(fw->component[i]); + + kfree(fw); +} + +/** + * zl3073x_fw_load - Load all components from source + * @zldev: zl3073x device structure + * @data: source buffer pointer + * @size: size of source buffer + * @extack: netlink extack pointer to report errors + * + * The functions allocate firmware structure and loads all components from + * the given buffer specified by @data and @size. + * + * Return: pointer to firmware on success, error pointer on error + */ +struct zl3073x_fw *zl3073x_fw_load(struct zl3073x_dev *zldev, const char *= data, + size_t size, struct netlink_ext_ack *extack) +{ + struct zl3073x_fw_component *comp; + enum zl3073x_fw_component_id id; + struct zl3073x_fw *fw; + ssize_t rc; + + /* Allocate firmware structure */ + fw =3D kzalloc(sizeof(*fw), GFP_KERNEL); + if (!fw) + return ERR_PTR(-ENOMEM); + + do { + /* Load single component */ + rc =3D zl3073x_fw_component_load(zldev, &comp, &data, &size, + extack); + if (rc <=3D 0) + /* Everything was read or error occurred */ + break; + + id =3D comp->id; + + /* Report error if the given component is present twice + * or more. + */ + if (fw->component[id]) { + ZL3073X_FW_ERR_MSG(zldev, extack, + "duplicate component '%s' detected", + component_info[id].name); + zl3073x_fw_component_free(comp); + rc =3D -EINVAL; + break; + } + + fw->component[id] =3D comp; + } while (1); + + if (rc) { + /* Free allocated firmware in case of error */ + zl3073x_fw_free(fw); + return ERR_PTR(rc); + } + + return fw; +} + +/** + * zl3073x_flash_bundle_flash - Flash all components + * @zldev: zl3073x device structure + * @components: pointer to components array + * @extack: netlink extack pointer to report errors + * + * Returns 0 in case of success or negative number otherwise. + */ +static int +zl3073x_fw_component_flash(struct zl3073x_dev *zldev, + struct zl3073x_fw_component *comp, + struct netlink_ext_ack *extack) +{ + const struct zl3073x_fw_component_info *info; + int rc; + + info =3D &component_info[comp->id]; + + switch (info->flash_type) { + case ZL3073X_FLASH_TYPE_NONE: + /* Non-flashable component - used for utility */ + return 0; + case ZL3073X_FLASH_TYPE_SECTORS: + rc =3D zl3073x_flash_sectors(zldev, info->name, info->dest_page, + info->load_addr, comp->data, + comp->size, extack); + break; + case ZL3073X_FLASH_TYPE_PAGE: + rc =3D zl3073x_flash_page(zldev, info->name, info->dest_page, + info->load_addr, comp->data, comp->size, + extack); + break; + case ZL3073X_FLASH_TYPE_PAGE_AND_COPY: + rc =3D zl3073x_flash_page(zldev, info->name, info->dest_page, + info->load_addr, comp->data, comp->size, + extack); + if (!rc) + rc =3D zl3073x_flash_page_copy(zldev, info->name, + info->dest_page, + info->copy_page, extack); + break; + } + if (rc) + ZL3073X_FW_ERR_MSG(zldev, extack, + "Failed to flash component '%s'", + info->name); + + return rc; +} + +int zl3073x_fw_flash(struct zl3073x_dev *zldev, struct zl3073x_fw *zlfw, + struct netlink_ext_ack *extack) +{ + int i, rc =3D 0; + + for (i =3D 0; i < ZL_FW_NUM_COMPONENTS; i++) { + if (!zlfw->component[i]) + continue; /* Component is not present */ + + rc =3D zl3073x_fw_component_flash(zldev, zlfw->component[i], + extack); + if (rc) + break; + } + + return rc; +} diff --git a/drivers/dpll/zl3073x/fw.h b/drivers/dpll/zl3073x/fw.h new file mode 100644 index 0000000000000..242d3f9433a18 --- /dev/null +++ b/drivers/dpll/zl3073x/fw.h @@ -0,0 +1,52 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef _ZL3073X_FW_H +#define _ZL3073X_FW_H + +/* + * enum zl3073x_fw_component_id - Identifiers for possible flash components + */ +enum zl3073x_fw_component_id { + ZL_FW_COMPONENT_INVALID =3D -1, + ZL_FW_COMPONENT_UTIL =3D 0, + ZL_FW_COMPONENT_FW1, + ZL_FW_COMPONENT_FW2, + ZL_FW_COMPONENT_FW3, + ZL_FW_COMPONENT_CFG0, + ZL_FW_COMPONENT_CFG1, + ZL_FW_COMPONENT_CFG2, + ZL_FW_COMPONENT_CFG3, + ZL_FW_COMPONENT_CFG4, + ZL_FW_COMPONENT_CFG5, + ZL_FW_COMPONENT_CFG6, + ZL_FW_NUM_COMPONENTS, +}; + +/** + * struct zl3073x_fw_component - Firmware component + * @id: Flash component ID + * @size: Size of the buffer + * @data: Pointer to buffer with component data + */ +struct zl3073x_fw_component { + enum zl3073x_fw_component_id id; + size_t size; + void *data; +}; + +/** + * struct zl3073x_fw - Firmware bundle + * @component: firmware components array + */ +struct zl3073x_fw { + struct zl3073x_fw_component *component[ZL_FW_NUM_COMPONENTS]; +}; + +struct zl3073x_fw *zl3073x_fw_load(struct zl3073x_dev *zldev, const char *= data, + size_t size, struct netlink_ext_ack *extack); +void zl3073x_fw_free(struct zl3073x_fw *fw); + +int zl3073x_fw_flash(struct zl3073x_dev *zldev, struct zl3073x_fw *zlfw, + struct netlink_ext_ack *extack); + +#endif /* _ZL3073X_FW_H */ --=20 2.49.1 From nobody Sun Oct 5 00:12:22 2025 Received: from us-smtp-delivery-124.mimecast.com (us-smtp-delivery-124.mimecast.com [170.10.133.124]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6F5E22E0B45 for ; Mon, 11 Aug 2025 14:40:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=170.10.133.124 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754923244; cv=none; b=M/xEmc5AH55REmfQVIQWDTMoQob+2wiOi1RxRf+idI86/qq98HDoi5JBEBgsXVxRBwxsDbdNiAtRALaJHHPeJKQTO9nVekk41t3m97GPT9xAJUD42F3mf4Noj0HY1Xk8hGYI15OvMfmUSZ0oxlxsqRmzup9QYcGYRBShF2FNX00= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754923244; c=relaxed/simple; bh=vnyhrYpor+raqMV9TmPVw5l42xlJHLjOWXt50Xfvef8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=tkf7up/b+7zp08s6d4kC8j7KhmWuYMuMWWg/achA75lW9aYneLYesi4PdYgtcPkmvODcjsxhGCuy+UyRxiqZe3SWf2PUH9IkIwpAEIIhhASWpZEPGeo8Wehqut2vOxkgzmkQv6Psyj9ugsG2sJ+kEsO4PsXIJXzl7tYTTydaYI4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com; spf=pass smtp.mailfrom=redhat.com; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b=gZ+1bdU/; arc=none smtp.client-ip=170.10.133.124 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=redhat.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b="gZ+1bdU/" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1754923241; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=/0LEAmzCtYpefxOBCyf0V1G2dn2DHqiIkbbomUnwJEE=; b=gZ+1bdU/j4jvPNKD/kv1s0X0HU3/5nKx/XLTrYZiJOvb6zpX5nozQdwWONDOayOvts8/mE lcqrPOi8bCNNRcQnQ7Tn+8OeRWXTshWOEeGJ+3T7HYYf8ffLVY1OvATBgIfNfbRBvYXyOE W2do218S97+X7Fcbb0Xjl0tAUjU3QfI= Received: from mx-prod-mc-05.mail-002.prod.us-west-2.aws.redhat.com (ec2-54-186-198-63.us-west-2.compute.amazonaws.com [54.186.198.63]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.3, cipher=TLS_AES_256_GCM_SHA384) id us-mta-660-1gMW5XHGN9inBAIL22xp0A-1; Mon, 11 Aug 2025 10:40:36 -0400 X-MC-Unique: 1gMW5XHGN9inBAIL22xp0A-1 X-Mimecast-MFC-AGG-ID: 1gMW5XHGN9inBAIL22xp0A_1754923234 Received: from mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com (mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com [10.30.177.4]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by mx-prod-mc-05.mail-002.prod.us-west-2.aws.redhat.com (Postfix) with ESMTPS id 4586719560A6; Mon, 11 Aug 2025 14:40:34 +0000 (UTC) Received: from p16v.luc.cera.cz (unknown [10.45.225.214]) by mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com (Postfix) with ESMTP id 34857300145B; Mon, 11 Aug 2025 14:40:29 +0000 (UTC) From: Ivan Vecera To: netdev@vger.kernel.org Cc: Jiri Pirko , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Simon Horman , Jonathan Corbet , Prathosh Satish , linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, Michal Schmidt , Petr Oros Subject: [PATCH net-next v2 4/5] dpll: zl3073x: Refactor DPLL initialization Date: Mon, 11 Aug 2025 16:40:08 +0200 Message-ID: <20250811144009.2408337-5-ivecera@redhat.com> In-Reply-To: <20250811144009.2408337-1-ivecera@redhat.com> References: <20250811144009.2408337-1-ivecera@redhat.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Scanned-By: MIMEDefang 3.4.1 on 10.30.177.4 Content-Type: text/plain; charset="utf-8" Refactor DPLL initialization and move DPLL (de)registration, monitoring control, fetching device invariant parameters and phase offset measurement block setup to separate functions. Use these new functions during device probe and teardown functions and during changes to the clock_id devlink parameter. These functions will also be used in the next patch implementing devlink flash, where this functionality is likewise required. Signed-off-by: Ivan Vecera --- v2: * fixed warning with uninitialized 'mask' --- drivers/dpll/zl3073x/core.c | 207 +++++++++++++++++++++------------ drivers/dpll/zl3073x/core.h | 3 + drivers/dpll/zl3073x/devlink.c | 18 +-- 3 files changed, 142 insertions(+), 86 deletions(-) diff --git a/drivers/dpll/zl3073x/core.c b/drivers/dpll/zl3073x/core.c index 86c26edc90462..e96095baac657 100644 --- a/drivers/dpll/zl3073x/core.c +++ b/drivers/dpll/zl3073x/core.c @@ -956,21 +956,142 @@ zl3073x_dev_periodic_work(struct kthread_work *work) msecs_to_jiffies(500)); } =20 +/** + * zl3073x_dev_phase_meas_setup - setup phase offset measurement + * @zldev: pointer to zl3073x_dev structure + * + * Enable phase offset measurement block, set measurement averaging factor + * and enable DPLL-to-its-ref phase measurement for all DPLLs. + * + * Returns: 0 on success, <0 on error + */ +static int +zl3073x_dev_phase_meas_setup(struct zl3073x_dev *zldev) +{ + struct zl3073x_dpll *zldpll; + u8 dpll_meas_ctrl, mask =3D 0; + int rc; + + /* Read DPLL phase measurement control register */ + rc =3D zl3073x_read_u8(zldev, ZL_REG_DPLL_MEAS_CTRL, &dpll_meas_ctrl); + if (rc) + return rc; + + /* Setup phase measurement averaging factor */ + dpll_meas_ctrl &=3D ~ZL_DPLL_MEAS_CTRL_AVG_FACTOR; + dpll_meas_ctrl |=3D FIELD_PREP(ZL_DPLL_MEAS_CTRL_AVG_FACTOR, 3); + + /* Enable DPLL measurement block */ + dpll_meas_ctrl |=3D ZL_DPLL_MEAS_CTRL_EN; + + /* Update phase measurement control register */ + rc =3D zl3073x_write_u8(zldev, ZL_REG_DPLL_MEAS_CTRL, dpll_meas_ctrl); + if (rc) + return rc; + + /* Enable DPLL-to-connected-ref measurement for each channel */ + list_for_each_entry(zldpll, &zldev->dplls, list) + mask |=3D BIT(zldpll->id); + + return zl3073x_write_u8(zldev, ZL_REG_DPLL_PHASE_ERR_READ_MASK, mask); +} + +/** + * zl3073x_dev_start - Start normal operation + * @zldev: zl3073x device pointer + * @full: perform full initialization + * + * The function starts normal operation, which means registering all DPLLs= and + * their pins, and starting monitoring. If full initialization is requeste= d, + * the function additionally initializes the phase offset measurement bloc= k and + * fetches hardware-invariant parameters. + * + * Return: 0 on success, <0 on error + */ +int zl3073x_dev_start(struct zl3073x_dev *zldev, bool full) +{ + struct zl3073x_dpll *zldpll; + int rc; + + if (full) { + /* Fetch device state */ + rc =3D zl3073x_dev_state_fetch(zldev); + if (rc) + return rc; + + /* Setup phase offset measurement block */ + rc =3D zl3073x_dev_phase_meas_setup(zldev); + if (rc) { + dev_err(zldev->dev, + "Failed to setup phase measurement\n"); + return rc; + } + } + + /* Register all DPLLs */ + list_for_each_entry(zldpll, &zldev->dplls, list) { + rc =3D zl3073x_dpll_register(zldpll); + if (rc) { + dev_err_probe(zldev->dev, rc, + "Failed to register DPLL%u\n", + zldpll->id); + return rc; + } + } + + /* Perform initial firmware fine phase correction */ + rc =3D zl3073x_dpll_init_fine_phase_adjust(zldev); + if (rc) { + dev_err_probe(zldev->dev, rc, + "Failed to init fine phase correction\n"); + return rc; + } + + /* Start monitoring */ + kthread_queue_delayed_work(zldev->kworker, &zldev->work, 0); + + return 0; +} + +/** + * zl3073x_dev_stop - Stop normal operation + * @zldev: zl3073x device pointer + * + * The function stops the normal operation that mean deregistration of all + * DPLLs and their pins and stop monitoring. + * + * Return: 0 on success, <0 on error + */ +void zl3073x_dev_stop(struct zl3073x_dev *zldev) +{ + struct zl3073x_dpll *zldpll; + + /* Stop monitoring */ + kthread_cancel_delayed_work_sync(&zldev->work); + + /* Unregister all DPLLs */ + list_for_each_entry(zldpll, &zldev->dplls, list) { + if (zldpll->dpll_dev) + zl3073x_dpll_unregister(zldpll); + } +} + static void zl3073x_dev_dpll_fini(void *ptr) { struct zl3073x_dpll *zldpll, *next; struct zl3073x_dev *zldev =3D ptr; =20 - /* Stop monitoring thread */ + /* Stop monitoring and unregister DPLLs */ + zl3073x_dev_stop(zldev); + + /* Destroy monitoring thread */ if (zldev->kworker) { - kthread_cancel_delayed_work_sync(&zldev->work); kthread_destroy_worker(zldev->kworker); zldev->kworker =3D NULL; } =20 - /* Release DPLLs */ + /* Free all DPLLs */ list_for_each_entry_safe(zldpll, next, &zldev->dplls, list) { - zl3073x_dpll_unregister(zldpll); list_del(&zldpll->list); zl3073x_dpll_free(zldpll); } @@ -986,7 +1107,7 @@ zl3073x_devm_dpll_init(struct zl3073x_dev *zldev, u8 n= um_dplls) =20 INIT_LIST_HEAD(&zldev->dplls); =20 - /* Initialize all DPLLs */ + /* Allocate all DPLLs */ for (i =3D 0; i < num_dplls; i++) { zldpll =3D zl3073x_dpll_alloc(zldev, i); if (IS_ERR(zldpll)) { @@ -996,25 +1117,9 @@ zl3073x_devm_dpll_init(struct zl3073x_dev *zldev, u8 = num_dplls) goto error; } =20 - rc =3D zl3073x_dpll_register(zldpll); - if (rc) { - dev_err_probe(zldev->dev, rc, - "Failed to register DPLL%u\n", i); - zl3073x_dpll_free(zldpll); - goto error; - } - list_add_tail(&zldpll->list, &zldev->dplls); } =20 - /* Perform initial firmware fine phase correction */ - rc =3D zl3073x_dpll_init_fine_phase_adjust(zldev); - if (rc) { - dev_err_probe(zldev->dev, rc, - "Failed to init fine phase correction\n"); - goto error; - } - /* Initialize monitoring thread */ kthread_init_delayed_work(&zldev->work, zl3073x_dev_periodic_work); kworker =3D kthread_run_worker(0, "zl3073x-%s", dev_name(zldev->dev)); @@ -1022,9 +1127,14 @@ zl3073x_devm_dpll_init(struct zl3073x_dev *zldev, u8= num_dplls) rc =3D PTR_ERR(kworker); goto error; } - zldev->kworker =3D kworker; - kthread_queue_delayed_work(zldev->kworker, &zldev->work, 0); + + /* Start normal operation */ + rc =3D zl3073x_dev_start(zldev, true); + if (rc) { + dev_err_probe(zldev->dev, rc, "Failed to start device\n"); + goto error; + } =20 /* Add devres action to release DPLL related resources */ rc =3D devm_add_action_or_reset(zldev->dev, zl3073x_dev_dpll_fini, zldev); @@ -1039,46 +1149,6 @@ zl3073x_devm_dpll_init(struct zl3073x_dev *zldev, u8= num_dplls) return rc; } =20 -/** - * zl3073x_dev_phase_meas_setup - setup phase offset measurement - * @zldev: pointer to zl3073x_dev structure - * @num_channels: number of DPLL channels - * - * Enable phase offset measurement block, set measurement averaging factor - * and enable DPLL-to-its-ref phase measurement for all DPLLs. - * - * Returns: 0 on success, <0 on error - */ -static int -zl3073x_dev_phase_meas_setup(struct zl3073x_dev *zldev, int num_channels) -{ - u8 dpll_meas_ctrl, mask; - int i, rc; - - /* Read DPLL phase measurement control register */ - rc =3D zl3073x_read_u8(zldev, ZL_REG_DPLL_MEAS_CTRL, &dpll_meas_ctrl); - if (rc) - return rc; - - /* Setup phase measurement averaging factor */ - dpll_meas_ctrl &=3D ~ZL_DPLL_MEAS_CTRL_AVG_FACTOR; - dpll_meas_ctrl |=3D FIELD_PREP(ZL_DPLL_MEAS_CTRL_AVG_FACTOR, 3); - - /* Enable DPLL measurement block */ - dpll_meas_ctrl |=3D ZL_DPLL_MEAS_CTRL_EN; - - /* Update phase measurement control register */ - rc =3D zl3073x_write_u8(zldev, ZL_REG_DPLL_MEAS_CTRL, dpll_meas_ctrl); - if (rc) - return rc; - - /* Enable DPLL-to-connected-ref measurement for each channel */ - for (i =3D 0, mask =3D 0; i < num_channels; i++) - mask |=3D BIT(i); - - return zl3073x_write_u8(zldev, ZL_REG_DPLL_PHASE_ERR_READ_MASK, mask); -} - /** * zl3073x_dev_probe - initialize zl3073x device * @zldev: pointer to zl3073x device @@ -1146,17 +1216,6 @@ int zl3073x_dev_probe(struct zl3073x_dev *zldev, return dev_err_probe(zldev->dev, rc, "Failed to initialize mutex\n"); =20 - /* Fetch device state */ - rc =3D zl3073x_dev_state_fetch(zldev); - if (rc) - return rc; - - /* Setup phase offset measurement block */ - rc =3D zl3073x_dev_phase_meas_setup(zldev, chip_info->num_channels); - if (rc) - return dev_err_probe(zldev->dev, rc, - "Failed to setup phase measurement\n"); - /* Register DPLL channels */ rc =3D zl3073x_devm_dpll_init(zldev, chip_info->num_channels); if (rc) diff --git a/drivers/dpll/zl3073x/core.h b/drivers/dpll/zl3073x/core.h index 16e750d77e1dd..128fb899cafc3 100644 --- a/drivers/dpll/zl3073x/core.h +++ b/drivers/dpll/zl3073x/core.h @@ -112,6 +112,9 @@ struct zl3073x_dev *zl3073x_devm_alloc(struct device *d= ev); int zl3073x_dev_probe(struct zl3073x_dev *zldev, const struct zl3073x_chip_info *chip_info); =20 +int zl3073x_dev_start(struct zl3073x_dev *zldev, bool full); +void zl3073x_dev_stop(struct zl3073x_dev *zldev); + /********************** * Registers operations **********************/ diff --git a/drivers/dpll/zl3073x/devlink.c b/drivers/dpll/zl3073x/devlink.c index f3ca973a4d416..d0f6d9cd4a68e 100644 --- a/drivers/dpll/zl3073x/devlink.c +++ b/drivers/dpll/zl3073x/devlink.c @@ -86,14 +86,12 @@ zl3073x_devlink_reload_down(struct devlink *devlink, bo= ol netns_change, struct netlink_ext_ack *extack) { struct zl3073x_dev *zldev =3D devlink_priv(devlink); - struct zl3073x_dpll *zldpll; =20 if (action !=3D DEVLINK_RELOAD_ACTION_DRIVER_REINIT) return -EOPNOTSUPP; =20 - /* Unregister all DPLLs */ - list_for_each_entry(zldpll, &zldev->dplls, list) - zl3073x_dpll_unregister(zldpll); + /* Stop normal operation */ + zl3073x_dev_stop(zldev); =20 return 0; } @@ -107,7 +105,6 @@ zl3073x_devlink_reload_up(struct devlink *devlink, { struct zl3073x_dev *zldev =3D devlink_priv(devlink); union devlink_param_value val; - struct zl3073x_dpll *zldpll; int rc; =20 if (action !=3D DEVLINK_RELOAD_ACTION_DRIVER_REINIT) @@ -125,13 +122,10 @@ zl3073x_devlink_reload_up(struct devlink *devlink, zldev->clock_id =3D val.vu64; } =20 - /* Re-register all DPLLs */ - list_for_each_entry(zldpll, &zldev->dplls, list) { - rc =3D zl3073x_dpll_register(zldpll); - if (rc) - dev_warn(zldev->dev, - "Failed to re-register DPLL%u\n", zldpll->id); - } + /* Restart normal operation */ + rc =3D zl3073x_dev_start(zldev, false); + if (rc) + dev_warn(zldev->dev, "Failed to re-start normal operation\n"); =20 *actions_performed =3D BIT(DEVLINK_RELOAD_ACTION_DRIVER_REINIT); =20 --=20 2.49.1 From nobody Sun Oct 5 00:12:22 2025 Received: from us-smtp-delivery-124.mimecast.com (us-smtp-delivery-124.mimecast.com [170.10.129.124]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2E4322E0B79 for ; Mon, 11 Aug 2025 14:40:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=170.10.129.124 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754923247; cv=none; b=cOw+u+IWzD9FWIZC9A9jVhMR67YXthMUpKpT2FH6BOI7pM0DxvB1YhDKGmhsiLQ57oCC99fPIA/etzXXZbjaumo1Pxu2Ojjv1WbH4Ao4lb9x1mpCWtCQ08ltTMb31I3SsRDJ+Dt7L03x4vTJWo0Zjh0KG2EZVqznxgHV6k6ZVHI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754923247; c=relaxed/simple; bh=JcrZQg4NSQPxjI3ARjKhCDXAM0AmuH0YqWdBQlP7btI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Ff7sQ05DJqAnQ335ik15mp68Az7Hh/KugdDF03kQJg0uGiFv/nScP4CbMgBwQ5mTXXvndYJpHg4Z843wJuzLaLfviKk/tsMo5OCfFW+HJ280PdypyCiFtf4wDDJLtOjVeISEwU9rTt3OoagWAQmqRgGYKQ2gl9+3hKwJnNhN6m8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com; spf=pass smtp.mailfrom=redhat.com; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b=VVjtghFn; arc=none smtp.client-ip=170.10.129.124 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=redhat.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b="VVjtghFn" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1754923245; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=UiZnBTHWpWVPXm9lDPLsbMep0xLgG8NJHfff/JNQO4g=; b=VVjtghFnLVCfn8baOIGiZ0uXW1ddVgHeRKa7ZOJfSyRbD6Mde+L3Yj379WTtRYeBPnUG5m KISwugX/llHHvyZ3Bnc+RI+zoaRe1Vw2m1KMF02Ot4FJsBKSUjF7Up4SceRrixFEWxdybY QkIvzSjx7e5E+8OzdOJzGcmHjkSBP5A= Received: from mx-prod-mc-05.mail-002.prod.us-west-2.aws.redhat.com (ec2-54-186-198-63.us-west-2.compute.amazonaws.com [54.186.198.63]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.3, cipher=TLS_AES_256_GCM_SHA384) id us-mta-547-yJpbncX4P2aRbeJ0keAnug-1; Mon, 11 Aug 2025 10:40:40 -0400 X-MC-Unique: yJpbncX4P2aRbeJ0keAnug-1 X-Mimecast-MFC-AGG-ID: yJpbncX4P2aRbeJ0keAnug_1754923238 Received: from mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com (mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com [10.30.177.4]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by mx-prod-mc-05.mail-002.prod.us-west-2.aws.redhat.com (Postfix) with ESMTPS id B2A701956080; Mon, 11 Aug 2025 14:40:38 +0000 (UTC) Received: from p16v.luc.cera.cz (unknown [10.45.225.214]) by mx-prod-int-01.mail-002.prod.us-west-2.aws.redhat.com (Postfix) with ESMTP id BA1C2300145A; Mon, 11 Aug 2025 14:40:34 +0000 (UTC) From: Ivan Vecera To: netdev@vger.kernel.org Cc: Jiri Pirko , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Simon Horman , Jonathan Corbet , Prathosh Satish , linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, Michal Schmidt , Petr Oros Subject: [PATCH net-next v2 5/5] dpll: zl3073x: Implement devlink flash callback Date: Mon, 11 Aug 2025 16:40:09 +0200 Message-ID: <20250811144009.2408337-6-ivecera@redhat.com> In-Reply-To: <20250811144009.2408337-1-ivecera@redhat.com> References: <20250811144009.2408337-1-ivecera@redhat.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Scanned-By: MIMEDefang 3.4.1 on 10.30.177.4 Content-Type: text/plain; charset="utf-8" Use the introduced functionality to read firmware files and flash their contents into the device's internal flash memory to implement the devlink flash update callback. Sample output on EDS2 development board: # devlink -j dev info i2c/1-0070 | jq '.[][]["versions"]["running"]' { "fw": "6026" } # devlink dev flash i2c/1-0070 file firmware_fw2.hex [utility] Prepare flash mode [utility] Downloading image 100% [utility] Flash mode enabled [firmware1-part1] Downloading image 100% [firmware1-part1] Flashing image [firmware1-part2] Downloading image 100% [firmware1-part2] Flashing image [firmware1] Flashing done [firmware2] Downloading image 100% [firmware2] Flashing image 100% [firmware2] Flashing done [utility] Leaving flash mode Flashing done # devlink -j dev info i2c/1-0070 | jq '.[][]["versions"]["running"]' { "fw": "7006" } Signed-off-by: Ivan Vecera --- Documentation/networking/devlink/zl3073x.rst | 14 +++++ drivers/dpll/zl3073x/devlink.c | 65 ++++++++++++++++++++ 2 files changed, 79 insertions(+) diff --git a/Documentation/networking/devlink/zl3073x.rst b/Documentation/n= etworking/devlink/zl3073x.rst index 4b6cfaf386433..fc5a8dc272a77 100644 --- a/Documentation/networking/devlink/zl3073x.rst +++ b/Documentation/networking/devlink/zl3073x.rst @@ -49,3 +49,17 @@ The ``zl3073x`` driver reports the following versions - running - 1.3.0.1 - Device configuration version customized by OEM + +Flash Update +=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D + +The ``zl3073x`` driver implements support for flash update using the +``devlink-flash`` interface. It supports updating the device flash using a +combined flash image ("bundle") that contains multiple components (firmware +parts and configurations). + +During the flash procedure, the standard firmware interface is not availab= le, +so the driver unregisters all DPLLs and associated pins, and re-registers = them +once the flash procedure is complete. + +The driver does not support any overwrite mask flags. diff --git a/drivers/dpll/zl3073x/devlink.c b/drivers/dpll/zl3073x/devlink.c index d0f6d9cd4a68e..06962643c9363 100644 --- a/drivers/dpll/zl3073x/devlink.c +++ b/drivers/dpll/zl3073x/devlink.c @@ -9,6 +9,8 @@ #include "core.h" #include "devlink.h" #include "dpll.h" +#include "flash.h" +#include "fw.h" #include "regs.h" =20 /** @@ -141,11 +143,74 @@ void zl3073x_devlink_flash_notify(struct zl3073x_dev = *zldev, const char *msg, total); } =20 +/** + * zl3073x_flash_update - Devlink flash update callback + * @devlink: devlink structure pointer + * @params: flashing parameters pointer + * @extack: netlink extack pointer to report errors + * + * Returns 0 in case of success or negative value otherwise + */ +static int +zl3073x_devlink_flash_update(struct devlink *devlink, + struct devlink_flash_update_params *params, + struct netlink_ext_ack *extack) +{ + struct zl3073x_dev *zldev =3D devlink_priv(devlink); + struct zl3073x_fw_component *util; + struct zl3073x_fw *zlfw; + int rc =3D 0; + + /* Load firmware */ + zlfw =3D zl3073x_fw_load(zldev, params->fw->data, params->fw->size, + extack); + if (IS_ERR(zlfw)) + return PTR_ERR(zlfw); + + util =3D zlfw->component[ZL_FW_COMPONENT_UTIL]; + if (!util) { + zl3073x_devlink_flash_notify(zldev, + "Utility is missing in firmware", + NULL, 0, 0); + rc =3D -EOPNOTSUPP; + goto error; + } + + /* Stop normal operation during flash */ + zl3073x_dev_stop(zldev); + + /* Enter flashing mode */ + rc =3D zl3073x_flash_mode_enter(zldev, util->data, util->size, extack); + if (!rc) { + /* Flash the firmware */ + rc =3D zl3073x_fw_flash(zldev, zlfw, extack); + + /* Leave flashing mode */ + zl3073x_flash_mode_leave(zldev, extack); + } + + /* Restart normal operation */ + rc =3D zl3073x_dev_start(zldev, true); + if (rc) + dev_warn(zldev->dev, "Failed to re-start normal operation\n"); + +error: + /* Free flash context */ + zl3073x_fw_free(zlfw); + + zl3073x_devlink_flash_notify(zldev, + rc ? "Flashing failed" : "Flashing done", + NULL, 0, 0); + + return rc; +} + static const struct devlink_ops zl3073x_devlink_ops =3D { .info_get =3D zl3073x_devlink_info_get, .reload_actions =3D BIT(DEVLINK_RELOAD_ACTION_DRIVER_REINIT), .reload_down =3D zl3073x_devlink_reload_down, .reload_up =3D zl3073x_devlink_reload_up, + .flash_update =3D zl3073x_devlink_flash_update, }; =20 static void --=20 2.49.1