From nobody Sun Oct 5 03:41:03 2025 Received: from mail-ed1-f46.google.com (mail-ed1-f46.google.com [209.85.208.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 556622512C3 for ; Sun, 10 Aug 2025 12:21:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754828506; cv=none; b=SG6EmFQ6iUxekji770UWIztrs/Ma+5+Fv7mrcdNsvb1ase/rzbBtad6RI08/MQktIpi0yMBlUEdJkL4oCUVcLQmhb8eaPnHICT1IrdwrIj5N4QYEsUnZRaErr7uHAwAwmJ5mFdTxD6xHBSpsOsRPAIaPIGGNpgO8H5CQ5vnvQbs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754828506; c=relaxed/simple; bh=4kUC8UfJIq18b2XMjcez718pUOrhRiCrn/TDW7CP+6w=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=HrUNHLxpemo5djZCz4+rc76qodw3RyqA4TjD3PkT8E+umdBikLSHw4R1+LO926ryyTeiV/GnJUwUWt+NsC19Q0Frd0nW6kAULUiNwPDbKm7DCXi38ZDtZrn70E7PSHPYMwsWNd9YDlKvQygrsJXXPJFxxPbD6r75mNukGuyUh/A= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=UY7BG+yo; arc=none smtp.client-ip=209.85.208.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="UY7BG+yo" Received: by mail-ed1-f46.google.com with SMTP id 4fb4d7f45d1cf-6182b3218aeso174767a12.2 for ; Sun, 10 Aug 2025 05:21:43 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1754828502; x=1755433302; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=UfWmFS5ER401fuRy1i+KSp84qUrDXaJMiV7A2WK6mME=; b=UY7BG+yoiHfxc1vnMZJcX9sm9XhwF5mdlk3KB0J2iy+3tBcyywZFLvwBMeonTNeRP/ wiYRUGB3vH9NmIcj0mosj+q9Tz329q2U+O+HFQYgr8KCsb2lyFLerIPAXktEbwGPDOAI ZAECOIXDnGW+vWUTBOTQ7frq3a/u/lMkoLWLnrWGq5yRqrjBtsU9BIBqClibGeKIsKeq UWvTUgyhYstsQhqn4yRowlwkBmKsCYrJ5Z2eBjok14/4XlQPGjAvjrw+HMVYLs9iiAoA wq676rPasGHWAhiD+WvTciywERwN0Gl2MGnkYrE2dnMSHKTmhsBs/U+Q/ptL+2paS3/P fV0A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1754828502; x=1755433302; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=UfWmFS5ER401fuRy1i+KSp84qUrDXaJMiV7A2WK6mME=; b=NAKKVIFNWC+jMk69owBFiEpW0kOf6xh7u6ZBT6FPsesIahbQSjl+Iy09kweu1lL+MF aN2obpilMeQhbAnFJOISWC++gdhGmgRRTUVP/nPvtFYhKAWv/51nNeiFloXFHkYTvuHY zdbsxl0Ix5moxqSN+PefI9coUvdfq56VZMgzSwSvOZ7ybhDOfMH6LmmFegj2Rf22Xlzn QcmjK9p1pJqGSDBWM08BpwPDwjLxRn52rD4Tyz5wvkUbOrdg3mgOQuXH8vYHiwsW0Vjf kHXOno3XszoUUHvfYl8DmsfC4FUxsDs8ZpmbYwTptYWqeRW0WtG4muvOgeMDpiIZp/+T XTAA== X-Forwarded-Encrypted: i=1; AJvYcCVo1ICjeWZ9NXhvUGee1AW44UrhyI5RK64dXRs1xotqyuOWCSrSsXmOj45yd8OHiXXJQm+pnoKBwyE6eUw=@vger.kernel.org X-Gm-Message-State: AOJu0YwKRWVS/t2uLcQQQi5jeiBBs9PPUiNERYKxRmDaeja0grV2Z+96 qNYBRfjc5E/uLUk57Z5UsuNagXqG1bPjUFJTzbY98GRMu4aGEbwk4X1+0tVcOsY+np4= X-Gm-Gg: ASbGncu0H2PnkXN/fcxAmya//IP1+WiDK4WQh8Cbou1HYOCgvAL2JxnviGMvCz/4dmV 13r5URixD5xGwsBXNh5+FUtJUQjiYzjU5sg73lBxxVsAn1uCsltdnGTe7WLKlsFeyQ7ESE4kcRQ OpLUv21dMwMATTSiFeWL7o4vEs5WpQBlUmqDN4r3gCgQ6TekZYuSKKnwb8LlZpwqun9TjNoUJaY reFlCT9u1e6+IUEqd7a5aB8fEJwNa3mvvsTcg8J0D08YqXmmtYb2VLs8fSKojHrx9mi53ARnJYo xpX16MSUDJXkuZStTV1cXjVSqt/WbKDu9Kd4Y47mLIZ5Souf5Bdu6l4Sy+hi5mdqeBuYtR8fg+T pbJSOmXaIt2HwmOOzz67poB2RH+OSfjr7E0MfUG3GkJO7uUISvkgR X-Google-Smtp-Source: AGHT+IH2BxpYN+/o9cgRtTlYf8Owzh1LVUE4C25JyBYtNyqSEZQBYiszthjxHQH7Zc1QUqUs0PMx2A== X-Received: by 2002:a05:6402:2808:b0:615:539b:7acf with SMTP id 4fb4d7f45d1cf-617e2b70974mr7908566a12.2.1754828501614; Sun, 10 Aug 2025 05:21:41 -0700 (PDT) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.188]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-615a86758fcsm16611897a12.0.2025.08.10.05.21.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 10 Aug 2025 05:21:40 -0700 (PDT) From: Claudiu X-Google-Original-From: Claudiu To: rafael@kernel.org, daniel.lezcano@linaro.org, rui.zhang@intel.com, lukasz.luba@arm.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, geert+renesas@glider.be, magnus.damm@gmail.com, p.zabel@pengutronix.de Cc: claudiu.beznea@tuxon.dev, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-arm-kernel@lists.infradead.org, niklas.soderlund@ragnatech.se, Claudiu Beznea Subject: [PATCH v4 1/4] dt-bindings: thermal: r9a08g045-tsu: Document the TSU unit Date: Sun, 10 Aug 2025 15:21:22 +0300 Message-ID: <20250810122125.792966-2-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250810122125.792966-1-claudiu.beznea.uj@bp.renesas.com> References: <20250810122125.792966-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Claudiu Beznea The Renesas RZ/G3S SoC includes a Thermal Sensor Unit (TSU) block designed to measure the junction temperature. The temperature is measured using the RZ/G3S ADC, with a dedicated ADC channel directly connected to the TSU. Add documentation for it. Reviewed-by: Rob Herring (Arm) Reviewed-by: Geert Uytterhoeven Signed-off-by: Claudiu Beznea Tested-by: Wolfram Sang --- Changes in v4: - none Changes in v3: - none Changes in v2: - collected tags .../thermal/renesas,r9a08g045-tsu.yaml | 93 +++++++++++++++++++ 1 file changed, 93 insertions(+) create mode 100644 Documentation/devicetree/bindings/thermal/renesas,r9a08= g045-tsu.yaml diff --git a/Documentation/devicetree/bindings/thermal/renesas,r9a08g045-ts= u.yaml b/Documentation/devicetree/bindings/thermal/renesas,r9a08g045-tsu.ya= ml new file mode 100644 index 000000000000..573e2b9d3752 --- /dev/null +++ b/Documentation/devicetree/bindings/thermal/renesas,r9a08g045-tsu.yaml @@ -0,0 +1,93 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/thermal/renesas,r9a08g045-tsu.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Renesas RZ/G3S Thermal Sensor Unit + +description: + The thermal sensor unit (TSU) measures the temperature(Tj) inside + the LSI. + +maintainers: + - Claudiu Beznea + +$ref: thermal-sensor.yaml# + +properties: + compatible: + const: renesas,r9a08g045-tsu + + reg: + maxItems: 1 + + clocks: + items: + - description: TSU module clock + + power-domains: + maxItems: 1 + + resets: + items: + - description: TSU module reset + + io-channels: + items: + - description: ADC channel which reports the TSU temperature + + io-channel-names: + items: + - const: tsu + + "#thermal-sensor-cells": + const: 0 + +required: + - compatible + - reg + - clocks + - power-domains + - resets + - io-channels + - io-channel-names + - '#thermal-sensor-cells' + +additionalProperties: false + +examples: + - | + #include + + tsu: thermal@10059000 { + compatible =3D "renesas,r9a08g045-tsu"; + reg =3D <0x10059000 0x1000>; + clocks =3D <&cpg CPG_MOD R9A08G045_TSU_PCLK>; + resets =3D <&cpg R9A08G045_TSU_PRESETN>; + power-domains =3D <&cpg>; + #thermal-sensor-cells =3D <0>; + io-channels =3D <&adc 8>; + io-channel-names =3D "tsu"; + }; + + thermal-zones { + cpu-thermal { + polling-delay-passive =3D <250>; + polling-delay =3D <1000>; + thermal-sensors =3D <&tsu>; + + trips { + sensor_crit: sensor-crit { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "critical"; + }; + target: trip-point { + temperature =3D <100000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + }; --=20 2.43.0 From nobody Sun Oct 5 03:41:03 2025 Received: from mail-ed1-f50.google.com (mail-ed1-f50.google.com [209.85.208.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 53E0F255F2C for ; Sun, 10 Aug 2025 12:21:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754828507; cv=none; b=T0DRwDzHWnxOOYkg1VdqFll/qkhaYzFZz6cVEf8ILXofKP8WFeDttoPk13aN+wWqAA+vrmBNB6hiUBR2ZuwUYkRz1Mk0kXwDdvjflINqHIU43MxuWL+lnXH5QT3UgmAnV3NM7IVy0aLVlU5hcIdKvn9xjDzy/mnYLCFGLEnvykc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754828507; c=relaxed/simple; bh=eVLm2U269XumSG3XgvntSsO2YYsq6hp31WlhS7tB+zw=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=q4rK54FrSrzzqjnNj32R5Rm0hto9ReknG9zrODlJWi7cMAoMgvDOdVFAKjgisr+WhZ4Ucj3eu8jeEYrjFRwLZ87LwFuHMXr3kS75+ZW9hMsycq3q16ST/wBcU+pcUifeAZLvosm7wOpESr+agWp6j7M6m0XNHbb8TLKaBhG2c+w= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=J5NXatVa; arc=none smtp.client-ip=209.85.208.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="J5NXatVa" Received: by mail-ed1-f50.google.com with SMTP id 4fb4d7f45d1cf-61580eb7995so7333881a12.0 for ; Sun, 10 Aug 2025 05:21:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1754828503; x=1755433303; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=RSIoAiRkeCiVdjvRg5o5xYC0Mu/JS62yEqRPIFbE2nk=; b=J5NXatVaNYpLMoArTTw422P/kOrcP6gQnAJ8Xs7JVStZ3fr6uxD6OHyc2e1xid6tQp wNFol1VkDVKvWieq0f+l2adWXMNzSLVueWP+Rb0+cg3Wxo2qyL37WphlR6m673JQxixK jCqIG1TG8vBN8HIx4aykN2SN+GliA0lQsM5ZxaGiw9ruGgIXta2fndqTRAjf8c+FXDE3 hMkTiJUU6jzq5zIxnV4/NXmY0VeHHFGx5WfVxs/4MBw5/sGS+Hsje8jsUNxvRzzriTyG boZoDYmHgXC4G5KkDemDhgd+fOcWFEeQvcJwfVGHqtHEp+sLd3hW4ZOJe9XhwS0nS/iy Ebiw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1754828503; x=1755433303; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=RSIoAiRkeCiVdjvRg5o5xYC0Mu/JS62yEqRPIFbE2nk=; b=pNDDhoU0n9cnClLn0AZlwTF9av1VAvBD/P4WfCYkdu16+l4qfw9NYCMmA1fFf7PIaq yybI1hYw5t5NbK3kBoip/Pd6ULO6o/0+yRqzAftsaqXCYwd4cwh4/wUA3zb/H/kzstYH DXs2ilyfrt5QDYjguv0tlAfpBoTNMADbsvwWBcAGLggcuyj3bUHIJ5qNK76uByPlScTR 6drp+P4vU5SkwuNjx/Ki0Zg9leaUH+UaXKOgMNE1cUUpW5kHxVkh9wTbHqTjnydsqL+g YWDslxGv0CxhKRJBL2Be/L3id6ElQqqzwLDOy03j8pdRuJtITa1Cy9Id8WzwhUYBcbiz Nkww== X-Forwarded-Encrypted: i=1; AJvYcCWraDLYyYlIETy/UN61t+849rkQmM0SGc1KG6QFfqp1T2PVKGiXBm3FJ1f/B8R+O4OCKz+tMlielAWWPqY=@vger.kernel.org X-Gm-Message-State: AOJu0Ywag7UvX0OSqqYPRspVmMGgB6usdLbSldncCyj8bzB5Y5Aj7/AG Z/mn8FRjtty6caVB5d6Ew3oe6oehSw0oWuHDC2NRozvTl/mI4Rg/YNciVqNeaRq55dY= X-Gm-Gg: ASbGncsasdwhxzpMkh+HRDBHE27QcdmNFiAXh53PgQcn3/c0UBz7K91OS40QGbKgPgm mVvwx/kLzyzTn/traCeXTl/volhvvu7St6qGGuAkETl/EzxcMkANhrL47ndx5Hu+ZPTrDZN84Ll W/zljhYZ2hacTULggO2yyX94ne0KQaYroPlUxroy0Do+ECoXv2Pvmq5T99qRnYXl8Kls4n+PLW/ 4Y4w5Z6DDO4yJbHlV1xSRdOMDNpuU6t0tco7nG+yxOfjCAhZy/HviwsB0FwdpJ9yzZ6X7G2L9KD 6EHit9OZXe/rq7X8Xav0GryErzylQpfxPZXIBw732q8uIxWofvWumZ+JLTAvdDqYCK9MVcjA7Xy pycXjyiJ8d5yRp6wZVRFGzwiOZVvi6gZVoS0OD+4OL6a7fZ+o1hSQ X-Google-Smtp-Source: AGHT+IH5RURJU8R/hsLnDWgzAx6PvtOkN47A4VFJLp9lM4F+ZQqiRcrQBh8JqURs+51qrv0pfZ+GwA== X-Received: by 2002:a50:9ece:0:b0:615:7e88:ef95 with SMTP id 4fb4d7f45d1cf-617b37dab62mr7345070a12.11.1754828503499; Sun, 10 Aug 2025 05:21:43 -0700 (PDT) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.188]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-615a86758fcsm16611897a12.0.2025.08.10.05.21.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 10 Aug 2025 05:21:43 -0700 (PDT) From: Claudiu X-Google-Original-From: Claudiu To: rafael@kernel.org, daniel.lezcano@linaro.org, rui.zhang@intel.com, lukasz.luba@arm.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, geert+renesas@glider.be, magnus.damm@gmail.com, p.zabel@pengutronix.de Cc: claudiu.beznea@tuxon.dev, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-arm-kernel@lists.infradead.org, niklas.soderlund@ragnatech.se, Claudiu Beznea Subject: [PATCH v4 2/4] thermal: renesas: rzg3s: Add thermal driver for the Renesas RZ/G3S SoC Date: Sun, 10 Aug 2025 15:21:23 +0300 Message-ID: <20250810122125.792966-3-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250810122125.792966-1-claudiu.beznea.uj@bp.renesas.com> References: <20250810122125.792966-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Claudiu Beznea The Renesas RZ/G3S SoC features a Thermal Sensor Unit (TSU) that reports the junction temperature. The temperature is reported through a dedicated ADC channel. Add a driver for the Renesas RZ/G3S TSU. Signed-off-by: Claudiu Beznea Tested-by: Wolfram Sang --- Changes in v4: - dropped devres_group_id along with its code, as now the issue is fixed by [3] which was integrated - in rzg3s_thermal_get_temp(): -- moved val, ret declaration in for block as it is used only there -- dropped ret =3D 0 and return 0 directly instead -- use div_s64() - added HW manual revision in citations - s/mili/milli/g - dropped pm_runtime_mark_last_busy() as now it is embedded in pm_runtime_put_autosuspend() - changed driver name into "rzg3s-thermal" Changes in v3: - drop the runtime resume/suspend from rzg3s_thermal_get_temp(); this is not needed as the temperature is read with ADC - opened the devres group id in rzg3s_thermal_probe() and rename previsouly rzg3s_thermal_probe() to rzg3s_thermal_probe_helper(), to have simpler code; this approach was suggested by Jonathan in [1]; as there is no positive feedback for the generic solution [2] this looks currently the best approach [1] https://lore.kernel.org/all/20250224120608.1769039-2-claudiu.beznea.uj@= bp.renesas.com [2] https://lore.kernel.org/all/20250215130849.227812-1-claudiu.beznea.uj@b= p.renesas.com [3] https://lore.kernel.org/all/20250703112708.1621607-1-claudiu.beznea.uj@= bp.renesas.com/ Changes in v2: - use a devres group for the devm resources obtained though this driver to avoid issue described in [1]; with this dropped the following calls: -- thermal_add_hwmon_sysfs(priv->tz); -- thermal_of_zone_register(priv->tz); -- pm_runtime_enable(priv->dev); and use devm variants - used signed variables for temperature computation - convert to mili degree Celsius before applying the computation formula to avoid losing precision [1] https://lore.kernel.org/all/20250215130849.227812-1-claudiu.beznea.uj@b= p.renesas.com/ MAINTAINERS | 7 + drivers/thermal/renesas/Kconfig | 8 + drivers/thermal/renesas/Makefile | 1 + drivers/thermal/renesas/rzg3s_thermal.c | 272 ++++++++++++++++++++++++ 4 files changed, 288 insertions(+) create mode 100644 drivers/thermal/renesas/rzg3s_thermal.c diff --git a/MAINTAINERS b/MAINTAINERS index e80494f93dbc..bc63bcd0e670 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -21544,6 +21544,13 @@ S: Maintained F: Documentation/devicetree/bindings/iio/potentiometer/renesas,x9250.yaml F: drivers/iio/potentiometer/x9250.c =20 +RENESAS RZ/G3S THERMAL SENSOR UNIT DRIVER +M: Claudiu Beznea +L: linux-pm@vger.kernel.org +S: Maintained +F: Documentation/devicetree/bindings/thermal/renesas,r9a08g045-tsu.yaml +F: drivers/thermal/renesas/rzg3s_thermal.c + RESET CONTROLLER FRAMEWORK M: Philipp Zabel S: Maintained diff --git a/drivers/thermal/renesas/Kconfig b/drivers/thermal/renesas/Kcon= fig index dcf5fc5ae08e..566478797095 100644 --- a/drivers/thermal/renesas/Kconfig +++ b/drivers/thermal/renesas/Kconfig @@ -26,3 +26,11 @@ config RZG2L_THERMAL help Enable this to plug the RZ/G2L thermal sensor driver into the Linux thermal framework. + +config RZG3S_THERMAL + tristate "Renesas RZ/G3S thermal driver" + depends on ARCH_R9A08G045 || COMPILE_TEST + depends on OF && IIO && RZG2L_ADC + help + Enable this to plug the RZ/G3S thermal sensor driver into the Linux + thermal framework. diff --git a/drivers/thermal/renesas/Makefile b/drivers/thermal/renesas/Mak= efile index bf9cb3cb94d6..1feb5ab78827 100644 --- a/drivers/thermal/renesas/Makefile +++ b/drivers/thermal/renesas/Makefile @@ -3,3 +3,4 @@ obj-$(CONFIG_RCAR_GEN3_THERMAL) +=3D rcar_gen3_thermal.o obj-$(CONFIG_RCAR_THERMAL) +=3D rcar_thermal.o obj-$(CONFIG_RZG2L_THERMAL) +=3D rzg2l_thermal.o +obj-$(CONFIG_RZG3S_THERMAL) +=3D rzg3s_thermal.o diff --git a/drivers/thermal/renesas/rzg3s_thermal.c b/drivers/thermal/rene= sas/rzg3s_thermal.c new file mode 100644 index 000000000000..e25e36c99a88 --- /dev/null +++ b/drivers/thermal/renesas/rzg3s_thermal.c @@ -0,0 +1,272 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Renesas RZ/G3S TSU Thermal Sensor Driver + * + * Copyright (C) 2024 Renesas Electronics Corporation + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include "../thermal_hwmon.h" + +#define TSU_SM 0x0 +#define TSU_SM_EN BIT(0) +#define TSU_SM_OE BIT(1) +#define OTPTSUTRIM_REG(n) (0x18 + (n) * 0x4) +#define OTPTSUTRIM_EN_MASK BIT(31) +#define OTPTSUTRIM_MASK GENMASK(11, 0) + +#define TSU_READ_STEPS 8 + +/* Default calibration values, if FUSE values are missing. */ +#define SW_CALIB0_VAL 1297 +#define SW_CALIB1_VAL 751 + +#define MCELSIUS(temp) ((temp) * MILLIDEGREE_PER_DEGREE) + +/** + * struct rzg3s_thermal_priv - RZ/G3S thermal private data structure + * @base: TSU base address + * @dev: device pointer + * @tz: thermal zone pointer + * @rstc: reset control + * @channel: IIO channel to read the TSU + * @mode: current device mode + * @calib0: calibration value + * @calib1: calibration value + */ +struct rzg3s_thermal_priv { + void __iomem *base; + struct device *dev; + struct thermal_zone_device *tz; + struct reset_control *rstc; + struct iio_channel *channel; + enum thermal_device_mode mode; + u16 calib0; + u16 calib1; +}; + +static int rzg3s_thermal_get_temp(struct thermal_zone_device *tz, int *tem= p) +{ + struct rzg3s_thermal_priv *priv =3D thermal_zone_device_priv(tz); + int ts_code_ave =3D 0; + + if (priv->mode !=3D THERMAL_DEVICE_ENABLED) + return -EAGAIN; + + for (u8 i =3D 0; i < TSU_READ_STEPS; i++) { + int ret, val; + + ret =3D iio_read_channel_raw(priv->channel, &val); + if (ret < 0) + return ret; + + ts_code_ave +=3D val; + /* + * According to the HW manual (Rev.1.10, section 40.4.4 Procedure for Me= asuring + * the Temperature) we need to wait here at leat 3us. + */ + usleep_range(5, 10); + } + + ts_code_ave =3D DIV_ROUND_CLOSEST(MCELSIUS(ts_code_ave), TSU_READ_STEPS); + + /* + * According to the HW manual (Rev.1.10, section 40.4.4 Procedure for Mea= suring the + * Temperature) the computation formula is as follows: + * + * Tj =3D (ts_code_ave - priv->calib1) * 165 / (priv->calib0 - priv->cali= b1) - 40 + * + * Convert everything to milli Celsius before applying the formula to avo= id + * losing precision. + */ + + *temp =3D div_s64((s64)(ts_code_ave - MCELSIUS(priv->calib1)) * MCELSIUS(= 165), + MCELSIUS(priv->calib0 - priv->calib1)) - MCELSIUS(40); + + /* Report it in milli degrees Celsius and round it up to 0.5 degrees Cels= ius. */ + *temp =3D roundup(*temp, 500); + + return 0; +} + +static void rzg3s_thermal_set_mode(struct rzg3s_thermal_priv *priv, + enum thermal_device_mode mode) +{ + struct device *dev =3D priv->dev; + int ret; + + ret =3D pm_runtime_resume_and_get(dev); + if (ret) + return; + + if (mode =3D=3D THERMAL_DEVICE_DISABLED) { + writel(0, priv->base + TSU_SM); + } else { + writel(TSU_SM_EN, priv->base + TSU_SM); + /* + * According to the HW manual (Rev.1.10, section 40.4.1 Procedure for + * Starting the TSU) we need to wait here 30us or more. + */ + usleep_range(30, 40); + + writel(TSU_SM_OE | TSU_SM_EN, priv->base + TSU_SM); + /* + * According to the HW manual (Rev.1.10, section 40.4.1 Procedure for + * Starting the TSU) we need to wait here 50us or more. + */ + usleep_range(50, 60); + } + + pm_runtime_put_autosuspend(dev); +} + +static int rzg3s_thermal_change_mode(struct thermal_zone_device *tz, + enum thermal_device_mode mode) +{ + struct rzg3s_thermal_priv *priv =3D thermal_zone_device_priv(tz); + + if (priv->mode =3D=3D mode) + return 0; + + rzg3s_thermal_set_mode(priv, mode); + priv->mode =3D mode; + + return 0; +} + +static const struct thermal_zone_device_ops rzg3s_tz_of_ops =3D { + .get_temp =3D rzg3s_thermal_get_temp, + .change_mode =3D rzg3s_thermal_change_mode, +}; + +static int rzg3s_thermal_read_calib(struct rzg3s_thermal_priv *priv) +{ + struct device *dev =3D priv->dev; + u32 val; + int ret; + + ret =3D pm_runtime_resume_and_get(dev); + if (ret) + return ret; + + val =3D readl(priv->base + OTPTSUTRIM_REG(0)); + if (val & OTPTSUTRIM_EN_MASK) + priv->calib0 =3D FIELD_GET(OTPTSUTRIM_MASK, val); + else + priv->calib0 =3D SW_CALIB0_VAL; + + val =3D readl(priv->base + OTPTSUTRIM_REG(1)); + if (val & OTPTSUTRIM_EN_MASK) + priv->calib1 =3D FIELD_GET(OTPTSUTRIM_MASK, val); + else + priv->calib1 =3D SW_CALIB1_VAL; + + pm_runtime_put_autosuspend(dev); + + return 0; +} + +static int rzg3s_thermal_probe(struct platform_device *pdev) +{ + struct rzg3s_thermal_priv *priv; + struct device *dev =3D &pdev->dev; + int ret; + + priv =3D devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->base =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(priv->base)) + return PTR_ERR(priv->base); + + priv->channel =3D devm_iio_channel_get(dev, "tsu"); + if (IS_ERR(priv->channel)) + return dev_err_probe(dev, PTR_ERR(priv->channel), "Failed to get IIO cha= nnel!\n"); + + priv->rstc =3D devm_reset_control_get_exclusive_deasserted(dev, NULL); + if (IS_ERR(priv->rstc)) + return dev_err_probe(dev, PTR_ERR(priv->rstc), "Failed to get reset!\n"); + + priv->dev =3D dev; + priv->mode =3D THERMAL_DEVICE_DISABLED; + platform_set_drvdata(pdev, priv); + + pm_runtime_set_autosuspend_delay(dev, 300); + pm_runtime_use_autosuspend(dev); + ret =3D devm_pm_runtime_enable(dev); + if (ret) + return dev_err_probe(dev, ret, "Failed to enable runtime PM!\n"); + + ret =3D rzg3s_thermal_read_calib(priv); + if (ret) + return dev_err_probe(dev, ret, "Failed to read calibration data!\n"); + + priv->tz =3D devm_thermal_of_zone_register(dev, 0, priv, &rzg3s_tz_of_ops= ); + if (IS_ERR(priv->tz)) + return dev_err_probe(dev, PTR_ERR(priv->tz), "Failed to register thermal= zone!\n"); + + ret =3D devm_thermal_add_hwmon_sysfs(dev, priv->tz); + if (ret) + return dev_err_probe(dev, ret, "Failed to add hwmon sysfs!\n"); + + return 0; +} + +static int rzg3s_thermal_suspend(struct device *dev) +{ + struct rzg3s_thermal_priv *priv =3D dev_get_drvdata(dev); + + rzg3s_thermal_set_mode(priv, THERMAL_DEVICE_DISABLED); + + return reset_control_assert(priv->rstc); +} + +static int rzg3s_thermal_resume(struct device *dev) +{ + struct rzg3s_thermal_priv *priv =3D dev_get_drvdata(dev); + int ret; + + ret =3D reset_control_deassert(priv->rstc); + if (ret) + return ret; + + if (priv->mode !=3D THERMAL_DEVICE_DISABLED) + rzg3s_thermal_set_mode(priv, priv->mode); + + return 0; +} + +static const struct dev_pm_ops rzg3s_thermal_pm_ops =3D { + SYSTEM_SLEEP_PM_OPS(rzg3s_thermal_suspend, rzg3s_thermal_resume) +}; + +static const struct of_device_id rzg3s_thermal_dt_ids[] =3D { + { .compatible =3D "renesas,r9a08g045-tsu" }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, rzg3s_thermal_dt_ids); + +static struct platform_driver rzg3s_thermal_driver =3D { + .driver =3D { + .name =3D "rzg3s-thermal", + .of_match_table =3D rzg3s_thermal_dt_ids, + .pm =3D pm_ptr(&rzg3s_thermal_pm_ops), + }, + .probe =3D rzg3s_thermal_probe, +}; +module_platform_driver(rzg3s_thermal_driver); + +MODULE_DESCRIPTION("Renesas RZ/G3S Thermal Sensor Unit Driver"); +MODULE_AUTHOR("Claudiu Beznea "); +MODULE_LICENSE("GPL"); --=20 2.43.0 From nobody Sun Oct 5 03:41:03 2025 Received: from mail-ej1-f49.google.com (mail-ej1-f49.google.com [209.85.218.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 40FC4258CCB for ; Sun, 10 Aug 2025 12:21:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754828510; cv=none; b=dgoLlm4y6otrCOOLL6CydBNKbmuXIdcB/E/7kz37XQyDzIgHAp4EaJNvQ3d0oTFCuX7Q1CLtqLcHeO4+fti5VTzIkQCGJIVkGjegwpkjt/757F2ckjRmX7M9FBYUsNvahYuhvglGKRBuz8cprhgbrqRhzgerKlh901swAGqAHtk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754828510; c=relaxed/simple; bh=iTQFHP39FE3WpDLqzx5etZHG59YzOhgdZXjfCTF7D4I=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=bzMg+TcuRtrEAizMaK9vVhnOjsm7ACO5BRXOWcoPPqO+r7Zp1FpKf7FuczuIQDWrIjNjoruQN3ETLelZJRbBkDTLSjZRFmL80GcaKMXB0WDddS/EpGG/fXFHu1ekrMal/hzvdZe0chs/Tx2NEWZZu6yNqumVzl45xj7ER4bV8SQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=o/6gEqd9; arc=none smtp.client-ip=209.85.218.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="o/6gEqd9" Received: by mail-ej1-f49.google.com with SMTP id a640c23a62f3a-af98841b4abso593743566b.0 for ; Sun, 10 Aug 2025 05:21:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1754828507; x=1755433307; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=czkhJoG2Gc/7FyisTMqLRYvCWAiMp1iGp7hQ46B82n8=; b=o/6gEqd9xaZOW2MtAxOQmWKhK5KQ5p1ataXVNdCOB4v1cowZb3uk7ZoPmT6KxbFN0x MQZfu5dVKUfr4h3P38ZtxoSCEhHTVnqraz5tbxVzTEBCk7GT8HlYaORCAXAW8AogSoaJ WzFxiBEb8kcN50XR8TaIF5fZ0LqtvdKRxCd1ruPcmflorx4FR25cU3i2Ig7vdzTXmP3Q i57l7AxwIdx1uKmeI7CWK6Ftj52QeUtd08VKckeKOmKocHSaCj7U+UaWF5Uc6CGkb4i2 lOwe26yav/VNsX0Y+dr2Vzmx4dSwlgMrHyX/bORTr+HPkDgu5afG1W568TnyQm5sM3a9 GDpw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1754828507; x=1755433307; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=czkhJoG2Gc/7FyisTMqLRYvCWAiMp1iGp7hQ46B82n8=; b=d3BAm+NjEjgknbXOmLMydBiYmxy9jB0bb6bM2wnGfQMSbEHLDMVDijGH7Jp2nnplvx yVJECBEa+3FM9qLgr2LDwE6UWbXNtHGBGidm4B8dkd9UgIhJjGDnT5vHJAubgQrv5p7E b9s1Gr7B+qk+yiftbpoNEWjhom6mSK7I6Lof2TFN9Vhb0vWOnTaQvXoeUlYYdkuaATDz AN3PLL/8mbAIZp3UkHPLhAfywfhRWFLLKLH1CySdWh1NvApoS68iNb+r0hSk205FsH8D qyn00HmtzZR9EKtoVbCKmqNBnzDLustXJGYUFYvY4PlAGVAMmSx92NaTG/qGqFPeO/nZ OK+Q== X-Forwarded-Encrypted: i=1; AJvYcCXT6htkrx+fGACdzfXWRMx6WSI1qLPrMFcfWGhh5rzYThNKE5SsV1zW6mBwzGnvV+VzRcm6SbDhDgc+td0=@vger.kernel.org X-Gm-Message-State: AOJu0Yw5z0w6HyWrVlGEacptEaAlkNiYqiy7Yb76DweGqaXmUECZHECR AjDKhoAkPjtlmHKjNaPkw2i7LH48gdPxSXDLL99QZbvICC8dsIUVn1E4zamVc9OAq3o= X-Gm-Gg: ASbGncvJvpOcH1itPBi3mV0sbIuHeBdyNSEJodaSnyDS8ESCc+86e/fMmNzAGccjGxx k/jwUVh62c+G4tv5l/iodNb9wSKehwnoDimlvKJNfvFr/tBdly/kN6O3SeG/WXKiHxoA3326rMn 2E8gucM5QA1wjQCma19aIV97QJb1GdXlgLNTGf92S/WOpTTBL7Xp6UEBGXx8Xu9yn/somv6XIdr VUoVPh6b74vbDt54zbCmrj4xMmHvuSp5fkW5ttue1S2xZ0GqPeAr2hyjulUTtMbn0LVQ3ni+WQf OySUe/mGz268rbUxQKBe9km097jEj9xG7zIbPePjiSESUHTmHNyU8aVcoTov5q9LzdaamNdw5aY L24qGd8vuhBgFwCHsjk3rfZMVUkbABLI5LYU1IhO+hGrM8SfMIhEb X-Google-Smtp-Source: AGHT+IEtxors3X7Rdp3bYfeRsAV85kpmN7w+thRk3VDKj4rUsmhSECv/3nQi8r+6f+zFV+oHk5YoZw== X-Received: by 2002:a17:907:d23:b0:ae3:635c:53c1 with SMTP id a640c23a62f3a-af9c6518c68mr911773766b.54.1754828506589; Sun, 10 Aug 2025 05:21:46 -0700 (PDT) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.188]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-615a86758fcsm16611897a12.0.2025.08.10.05.21.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 10 Aug 2025 05:21:45 -0700 (PDT) From: Claudiu X-Google-Original-From: Claudiu To: rafael@kernel.org, daniel.lezcano@linaro.org, rui.zhang@intel.com, lukasz.luba@arm.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, geert+renesas@glider.be, magnus.damm@gmail.com, p.zabel@pengutronix.de Cc: claudiu.beznea@tuxon.dev, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-arm-kernel@lists.infradead.org, niklas.soderlund@ragnatech.se, Claudiu Beznea Subject: [PATCH v4 3/4] arm64: dts: renesas: r9a08g045: Add TSU node Date: Sun, 10 Aug 2025 15:21:24 +0300 Message-ID: <20250810122125.792966-4-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250810122125.792966-1-claudiu.beznea.uj@bp.renesas.com> References: <20250810122125.792966-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Claudiu Beznea Add TSU node along with thermal zones and keep it enabled in the SoC DTSI. The temperature reported by the TSU can only be read through channel 8 of the ADC. Therefore, enable the ADC by default. Reviewed-by: Geert Uytterhoeven Signed-off-by: Claudiu Beznea Tested-by: Wolfram Sang --- Changes in v4: - none Changes in v3: - none Changes in v2: - collected Geert's tag - adjusted the trip points temperature as suggested in the review process - added cpu_alert1 passive trip point as suggested in the review process; along with it changed the trip point nodes and label names Hi, Geert, I kept your Rb tag. Please let me know if it should be dropped. Thank you, Claudiu arch/arm64/boot/dts/renesas/r9a08g045.dtsi | 49 ++++++++++++++++++- .../boot/dts/renesas/rzg3s-smarc-som.dtsi | 4 -- 2 files changed, 48 insertions(+), 5 deletions(-) diff --git a/arch/arm64/boot/dts/renesas/r9a08g045.dtsi b/arch/arm64/boot/d= ts/renesas/r9a08g045.dtsi index 0364f89776e6..3f56fff7d9b0 100644 --- a/arch/arm64/boot/dts/renesas/r9a08g045.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a08g045.dtsi @@ -233,7 +233,6 @@ adc: adc@10058000 { #address-cells =3D <1>; #size-cells =3D <0>; #io-channel-cells =3D <1>; - status =3D "disabled"; =20 channel@0 { reg =3D <0>; @@ -272,6 +271,17 @@ channel@8 { }; }; =20 + tsu: thermal@10059000 { + compatible =3D "renesas,r9a08g045-tsu"; + reg =3D <0 0x10059000 0 0x1000>; + clocks =3D <&cpg CPG_MOD R9A08G045_TSU_PCLK>; + resets =3D <&cpg R9A08G045_TSU_PRESETN>; + power-domains =3D <&cpg>; + #thermal-sensor-cells =3D <0>; + io-channels =3D <&adc 8>; + io-channel-names =3D "tsu"; + }; + vbattb: clock-controller@1005c000 { compatible =3D "renesas,r9a08g045-vbattb"; reg =3D <0 0x1005c000 0 0x1000>; @@ -717,6 +727,43 @@ timer { "hyp-virt"; }; =20 + thermal-zones { + cpu_thermal: cpu-thermal { + polling-delay-passive =3D <250>; + polling-delay =3D <1000>; + thermal-sensors =3D <&tsu>; + sustainable-power =3D <423>; + + cooling-maps { + map0 { + trip =3D <&cpu_alert0>; + cooling-device =3D <&cpu0 0 2>; + contribution =3D <1024>; + }; + }; + + trips { + cpu_crit: cpu-critical { + temperature =3D <110000>; + hysteresis =3D <1000>; + type =3D "critical"; + }; + + cpu_alert1: trip-point1 { + temperature =3D <90000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + + cpu_alert0: trip-point0 { + temperature =3D <85000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + }; + vbattb_xtal: vbattb-xtal { compatible =3D "fixed-clock"; #clock-cells =3D <0>; diff --git a/arch/arm64/boot/dts/renesas/rzg3s-smarc-som.dtsi b/arch/arm64/= boot/dts/renesas/rzg3s-smarc-som.dtsi index 39845faec894..6f25ab617982 100644 --- a/arch/arm64/boot/dts/renesas/rzg3s-smarc-som.dtsi +++ b/arch/arm64/boot/dts/renesas/rzg3s-smarc-som.dtsi @@ -84,10 +84,6 @@ x3_clk: x3-clock { }; }; =20 -&adc { - status =3D "okay"; -}; - #if SW_CONFIG3 =3D=3D SW_ON ð0 { pinctrl-0 =3D <ð0_pins>; --=20 2.43.0 From nobody Sun Oct 5 03:41:03 2025 Received: from mail-ed1-f46.google.com (mail-ed1-f46.google.com [209.85.208.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 69BAE25F7A4 for ; Sun, 10 Aug 2025 12:21:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754828514; cv=none; b=rZ4P7T7AnsuPN6OmU/n333OM9IW9Xg4PS17lEkOl9FLFkmQA7gs8NYk58ZZg1JoXOp7nCn3Tp7lsl0DcS0xQ9uP9Xaj/LN/KcBzkrtV4y7KKLHefCLGwmbBOspOFM2MzpdO3ufRDcUNYPdN6b0u3Ik9K5zw8S8SCL3ACjui+Qtk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754828514; c=relaxed/simple; bh=WZSwcNr+pcS2CFvCJqEO0bTLFx2Y5UNax5ZJ2og89Us=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=D4mQPigzlJprukpRhP1UQzHhv9RUcnBQeHCv5QQhN93/wwujv10azpJSr/+gjoqRhDcsp1QQ4JTzMMt1AmOghtWxn1z4fz9apzBgkhYrQSItkqjtmqAPF5YTgjijNl7TL7Oo7tLRBJ4kBk2MR8t7/SVSu95PdrfiDzM6CZzxmUQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=YbKEMTE8; arc=none smtp.client-ip=209.85.208.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="YbKEMTE8" Received: by mail-ed1-f46.google.com with SMTP id 4fb4d7f45d1cf-6180ce2197cso1929862a12.2 for ; Sun, 10 Aug 2025 05:21:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1754828510; x=1755433310; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=IdKoLiN4BRQR4DmjNDMMqfI3cdNQZlmAjUao5oPGRe0=; b=YbKEMTE8gIFdGyrqJDxqYur0LPFpXattN2f7+5jnXvTdloPFNqZn/mo9FJjYO7rScZ cwPavncIccB673ocrJlCz2NVyCCXlZVVfAOtY8YHPIxoxvooWPz6rD6IMeCteT6R/9ye ch+Qh1ciHgDEs1AHNR+oZpwpku7CwizYTk1jhGWIZs54ZgZ9juqJuX2wIAeUaRLpzN+j GwAsV04FvuuXA5qyyzHEeHzb4ewQA2gPPgPJhB26qT/jsW6iGo0CevqBttADXfaUfoCd 4OkoA2t6JhnnnmLBrxpi2/F3vvzfWW1IDELqx0iOaNhTGMh5X661S38klfkZbASwgmrD lKhQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1754828510; x=1755433310; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=IdKoLiN4BRQR4DmjNDMMqfI3cdNQZlmAjUao5oPGRe0=; b=sbYXFOjAd2G91Y8WhDNJqBAv44n7fjwcs21tf+rdxRh6KZhsOBHERefFh0SZt60nrY Jd9gcMaQKZSRo8eQrOH4lED89ar+lizAOKZtn8qkjbJw2ZGR/kkeF/eGjWu/cf05jEYl 2x3X2C1JgEnYJQ/OHzmO7bqqD8QTCCwPMhXB9T+b2842fyLmLpdJDgTACSyO62w3ee76 gDd/XD56zHy7QAHhh76ip3MpPi1qP2nmq4S26I3s2ZBBUf5+GSieyiXizvuFPuDXZMqg bTVaCPRR/5Qr/uHSAdTJQPQsJLv0qzuXnBqZNvtCFs8yj31HOsJ8b1bNMJsr1/FuQr9v Xzkw== X-Forwarded-Encrypted: i=1; AJvYcCXWxlfdKxzvofBv4GRYnCjiLgqDgHHYvP4YI/S/aILeVX1XitYzri7jFKtH2gu6eLehIUSONsAZxQ9LVRw=@vger.kernel.org X-Gm-Message-State: AOJu0YyeTArgYXOo52ou2wgJkamezR69Qz1A09U7wXThXb/zyiHDLq2H xRUM37QPtSJEO4/Bdd7YhlBHldCoa7oQcQXEQbpwt8Kutmk7QYIOAxqa8m+o+SdPh38= X-Gm-Gg: ASbGncuberDZstS2eRpC2q5dxoX8SniVO1Dp5ccrwpn3blQXLaVTjg3ldKMkRsZtwwj FT7+7ULDsakae0eMyCYbFif5fLdUhRLaJXmg2c+9HO5wD/bjA6hW9F7vE2wGfBiwYMfbO1C6h2W j+WCXhDEQuXTpFIurSBG1R5x8J6fGZoVDEQYPxVAdg3BAiVg66RR34z0kx7b+P9u1L2YSwxSMR4 BimswF3AguDPn3nwfNptUBqzJbJ+AlxH0LcnXXsAswtUSd3ZohlV44h2ARMI6Mh290FVGRyiI/X eeidqMwCnx5tzQrEM0Bl6AN30/eikWjqrMn/D3Xlc5J8Uw4o9VPtStj7NlPE/v2AhUPkRUgOpxp Vyz058dtmZpdRbKLjCN9vsCWwZhkQSwhZDe/juS2LQfJDhr0r4V8Y X-Google-Smtp-Source: AGHT+IG1VR8s9CUfGvRNrN+MgDdRWdkJbvcTgCrAzRGDjCO8ytytK6dbDH9qosonfYZ+QdH1pck48g== X-Received: by 2002:a05:6402:13cc:b0:617:c6b1:70e4 with SMTP id 4fb4d7f45d1cf-617e2bd993cmr8435556a12.15.1754828509709; Sun, 10 Aug 2025 05:21:49 -0700 (PDT) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.188]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-615a86758fcsm16611897a12.0.2025.08.10.05.21.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 10 Aug 2025 05:21:48 -0700 (PDT) From: Claudiu X-Google-Original-From: Claudiu To: rafael@kernel.org, daniel.lezcano@linaro.org, rui.zhang@intel.com, lukasz.luba@arm.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, geert+renesas@glider.be, magnus.damm@gmail.com, p.zabel@pengutronix.de Cc: claudiu.beznea@tuxon.dev, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-arm-kernel@lists.infradead.org, niklas.soderlund@ragnatech.se, Claudiu Beznea Subject: [PATCH v4 4/4] arm64: defconfig: Enable RZ/G3S thermal Date: Sun, 10 Aug 2025 15:21:25 +0300 Message-ID: <20250810122125.792966-5-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250810122125.792966-1-claudiu.beznea.uj@bp.renesas.com> References: <20250810122125.792966-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Claudiu Beznea Enable the CONFIG_RZG3S_THERMAL flag for the RZ/G3S SoC. Reviewed-by: Geert Uytterhoeven Signed-off-by: Claudiu Beznea Tested-by: Wolfram Sang --- Changes in v4: - none Changes in v3: - none Changes in v2: - collected tags arch/arm64/configs/defconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 58f87d09366c..540e85a0c676 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -728,6 +728,7 @@ CONFIG_ROCKCHIP_THERMAL=3Dm CONFIG_RCAR_THERMAL=3Dy CONFIG_RCAR_GEN3_THERMAL=3Dy CONFIG_RZG2L_THERMAL=3Dy +CONFIG_RZG3S_THERMAL=3Dm CONFIG_ARMADA_THERMAL=3Dy CONFIG_MTK_THERMAL=3Dm CONFIG_MTK_LVTS_THERMAL=3Dm --=20 2.43.0