From nobody Sun Oct 5 05:31:06 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 48CB725DB1A for ; Sat, 9 Aug 2025 10:00:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754733609; cv=none; b=EsOJJrcXNlFZkmtdBKuhEZ0ZpzTqvmtb/6c+9IhPuZCLThAbcVYLBcs5LAxAw5wqTm260OvhAOXq+Haq+bWZQI2cNCZeDwj3OJGF3dQ+lUvfNXqisCWbsNDqyUMVvH4E8HS/dztaxOc2TUNSGZuuP+aqR1GPDVg5YHaBEBKtKWk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754733609; c=relaxed/simple; bh=GpGvaCXgyV/HzzH3H2kGZzDRJpcu2NiuY/Il8jkwfI8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Es+ubvcqcA7GGL0UAQOCq5TzLH60Bcuh0A09pLLoI9+cwLXOczoyoN7dSvO3+wTud+7awt3cQSUmnCVn+25TcQrdGzDF7ppnfyP2/Xn5PDi6O4gNl6TxCTuRjiMZgmE63LsAPqOzbSrWwWC8NqB9BFt20WupPe7D2BdhVy8Rx3Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=LbIg18zH; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="LbIg18zH" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5797GVbN025917 for ; Sat, 9 Aug 2025 10:00:07 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 3DzTfzNGU9TUNj8yG+LjHihLJBg2bD1OBKZ3ujvNs7U=; b=LbIg18zHA0SJf6rN edgjpjjhYs1xnlmKCjs5j1ZiTcpQQ4cpPJFlMGqn2XTZF0oKecmwkE3lZ8pJPzEA TJEfbkwwh392XpMnnu7U7sNWRtFeHp2IBk4X4KjMMJ78iAmPwjI07TUtnfi+iWFF HIjRtB/a7R0UYXxF2+GFm/by5JZ6e92wyaLqrNFqwjiX5Z8D0PDaEPxFVRlrNUJJ tG9c0964js3iPbuf3g57NlN64WVAm9EB+YiQ487bZlr/JzStbub2Zjf80ZKg9eby IXI5gJ38EcjDZLSEYnMZs/CkH9/NKlg/RGgv419jaT0Jgj+1B/RXLcNqeuN1yN9K CaWsMw== Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48dwwy0fpk-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Sat, 09 Aug 2025 10:00:06 +0000 (GMT) Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-240607653f4so25232055ad.3 for ; Sat, 09 Aug 2025 03:00:06 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1754733605; x=1755338405; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=3DzTfzNGU9TUNj8yG+LjHihLJBg2bD1OBKZ3ujvNs7U=; b=Oxg4iMNgENQGXpj9rAKCXzSLgFerocvoC6ed2czOhbd1OT2wkx3FMbCbbcsxaJc1lu 2lsfhac/JpO5Zj1eAIiLEszaOUL04bKiTMvRmvDH3cw+Gx69HsL0Fc9slwQQc19xEvn+ TEsmVwa9plXG8+Lq2ckvLm5lQcgU4CM3abP8dAH9wjfk2Xzv3bKlbuobOkr6IU/RmEAh RoSX2xohbPGF0WOC0wD3ExoXatPZDukng8Zym+jCaSJx3k/Q9Po/v5dh4Zj8KX7GAFUY IW7I2G/SMMGNlnBnXSHuPX5TMGbbvWHuNJXpMHMFE42jgIhf0Rc0s/y8s0CZl7eSt/kJ IH8A== X-Forwarded-Encrypted: i=1; AJvYcCX9BcDLwpajErlqVxjEIdLr1ll2AIjBitSQczdY3auVx4kMSPrtpOlAsXzlbYSwx/rVYH8MX6aVHfJLnMc=@vger.kernel.org X-Gm-Message-State: AOJu0YyOB4+wTjzR9FPxNiyLn5VL9mWBLq3eRKXoZvw6yGgG9hrFTas6 k7lY1CptgfrFJaQr8C6f9uKrVSSuWL+XSBHbPOHa34pi/n08+e7PChf6+5TTEoDpO5eSeofIoYM F1GXvTe5walrQlKMoK8GltDn6UYpvxkE5wHtNOCxa1N7TAEKNN/F/LqbJVrrubGqsPeU= X-Gm-Gg: ASbGncv/iAswgw3+Igx83o8dXJxNRP6zd5hoFakEdwUT73oSmOmUlxdlF6EprcvGJgu 6IR+ynVl0b7N2wi1RBGWrv5AqyLjQcocQ0TNhLxNpcWPonNRH2HPnecAvu0jRZgVPC1jckeHrob cCjH4sfgca4AcvUNHQfdVEzAHWmiM4rqp01eVDvMISKNclT9zKRgf1Lh4C3qnLk4mLJIUkKqtvR tI2+Wb3a5NfARGf2P5PtqsNEeATnCNKMGtw14UGQ/BPi8bFzIo7OoHuLQNV+9lXF31RxBbbY2i1 NR5gpeBNLVhaVv5bc0lGhYJg9jWItPbkPxiEHU2tMWDKTtjWavMF8pROFvSPGNUTXbfSJLmyPwk = X-Received: by 2002:a17:902:ccd2:b0:242:d4a4:bba1 with SMTP id d9443c01a7336-242d4a4bcc3mr20365225ad.30.1754733604629; Sat, 09 Aug 2025 03:00:04 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHZhff6fQ6+7IqKvsqZxiXZ1luTL0i0xHU9ilWAXrb/w8hSkrSgYMxl2NvJxbHAFEJQ1Jj/3g== X-Received: by 2002:a17:902:ccd2:b0:242:d4a4:bba1 with SMTP id d9443c01a7336-242d4a4bcc3mr20364905ad.30.1754733604138; Sat, 09 Aug 2025 03:00:04 -0700 (PDT) Received: from hu-krichai-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-241e899b783sm225962845ad.133.2025.08.09.02.59.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 09 Aug 2025 03:00:03 -0700 (PDT) From: Krishna Chaitanya Chundru Date: Sat, 09 Aug 2025 15:29:19 +0530 Subject: [PATCH 4/4] arm64: dts: qcom: sm8750: Add PCIe PHY and controller node Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250809-pakala-v1-4-abf1c416dbaa@oss.qualcomm.com> References: <20250809-pakala-v1-0-abf1c416dbaa@oss.qualcomm.com> In-Reply-To: <20250809-pakala-v1-0-abf1c416dbaa@oss.qualcomm.com> To: Vinod Koul , Kishon Vijay Abraham I , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Manivannan Sadhasivam , Bjorn Helgaas , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, quic_vbadigan@quicinc.com, quic_mrana@quicinc.com, Krishna Chaitanya Chundru X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1754733575; l=5708; i=krishna.chundru@oss.qualcomm.com; s=20230907; h=from:subject:message-id; bh=GpGvaCXgyV/HzzH3H2kGZzDRJpcu2NiuY/Il8jkwfI8=; b=4GGlUFFSmItIMt6I2GbZA5lOJbDl3EdfWvW8ROo42hcOiNwyEv0NwYwVhYrn7/9Uo7SQs/Nxl Jc+MkOUSjCdB4cfsTLw/8zCAYL+X/KfagxoH/4n4/XUabnkn0KW2Onn X-Developer-Key: i=krishna.chundru@oss.qualcomm.com; a=ed25519; pk=10CL2pdAKFyzyOHbfSWHCD0X0my7CXxj8gJScmn1FAg= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODA5MDAyMSBTYWx0ZWRfX8hSV+495TS6T d/T+yRfiITxmiRLK86njUWJA8TYwEWMkbvj6DglrZVHjjVwo/p15D5qPPBdo9xtB0fyhrAb3NTN UFaPHh200pWrDRzydJAipODV7vcKh8PyBggFzrMWAR5Vl7k4z/bJ9Qw8XSfP0sG+ZBQC0h32Eh+ 3T94+UgI8yYW5ncf3tLCima7RKwNERN75xvsLv433x6/q+I6oNWaV3oiG+jrcT113K7LInb7+Ce GSuO2H7/XQgtU9nNJEbrK533sACZBIoOXU13l0jQ9nY9PL+FizM63ZLgPU7//NImCzmchTaj0qg /9UyGWfer1u979ZZj42qE8/OHibhThl9ZsvpggonpAuhdzhi9TsHuVRpyyEk7kn8S5XT3Zk9Gtx anIYzx5J X-Authority-Analysis: v=2.4 cv=CbUI5Krl c=1 sm=1 tr=0 ts=68971c26 cx=c_pps a=JL+w9abYAAE89/QcEU+0QA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=EUspDBNiAAAA:8 a=hNZP5i6h11z2s_4BSHIA:9 a=nnkZQxyVfnTQnip0:21 a=QEXdDO2ut3YA:10 a=324X-CrmTo6CU4MGRt3R:22 X-Proofpoint-GUID: Fy5PggxfnuMJ6ITMY_DbBs2xKoRlzogY X-Proofpoint-ORIG-GUID: Fy5PggxfnuMJ6ITMY_DbBs2xKoRlzogY X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-09_03,2025-08-06_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 adultscore=0 phishscore=0 spamscore=0 priorityscore=1501 bulkscore=0 suspectscore=0 clxscore=1015 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508090021 Add PCIe controller and PHY nodes which supports data rates of 8GT/s and x2 lane. Signed-off-by: Krishna Chaitanya Chundru --- arch/arm64/boot/dts/qcom/sm8750.dtsi | 174 +++++++++++++++++++++++++++++++= +++- 1 file changed, 173 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/qcom/sm8750.dtsi b/arch/arm64/boot/dts/qco= m/sm8750.dtsi index 4643705021c6ca095a16d8d7cc3adac920b21e82..866c1eb8729953f6cb27c7cf995= a1a8d55140e40 100644 --- a/arch/arm64/boot/dts/qcom/sm8750.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8750.dtsi @@ -631,7 +631,7 @@ gcc: clock-controller@100000 { clocks =3D <&bi_tcxo_div2>, <0>, <&sleep_clk>, - <0>, + <&pcie0_phy>, <0>, <0>, <0>, @@ -3304,6 +3304,178 @@ gic_its: msi-controller@16040000 { }; }; =20 + pcie0: pcie@1c00000 { + device_type =3D "pci"; + compatible =3D "qcom,pcie-sm8750", "qcom,pcie-sm8550"; + reg =3D <0 0x01c00000 0 0x3000>, + <0 0x40000000 0 0xf1d>, + <0 0x40000f20 0 0xa8>, + <0 0x40001000 0 0x1000>, + <0 0x40100000 0 0x100000>; + reg-names =3D "parf", "dbi", "elbi", "atu", "config"; + + interrupts =3D , + , + , + , + , + , + , + , + ; + interrupt-names =3D "msi0", + "msi1", + "msi2", + "msi3", + "msi4", + "msi5", + "msi6", + "msi7", + "global"; + + clocks =3D <&gcc GCC_PCIE_0_AUX_CLK>, + <&gcc GCC_PCIE_0_CFG_AHB_CLK>, + <&gcc GCC_PCIE_0_MSTR_AXI_CLK>, + <&gcc GCC_PCIE_0_SLV_AXI_CLK>, + <&gcc GCC_PCIE_0_SLV_Q2A_AXI_CLK>, + <&gcc GCC_DDRSS_PCIE_SF_QTB_CLK>, + <&gcc GCC_AGGRE_NOC_PCIE_AXI_CLK>, + <&gcc GCC_CNOC_PCIE_SF_AXI_CLK>; + clock-names =3D "aux", + "cfg", + "bus_master", + "bus_slave", + "slave_q2a", + "ddrss_sf_tbu", + "noc_aggr", + "cnoc_sf_axi"; + + resets =3D <&gcc GCC_PCIE_0_BCR>; + reset-names =3D "pci"; + + interconnects =3D <&pcie_noc MASTER_PCIE_0 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &cnoc_main SLAVE_PCIE_0 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "pcie-mem", + "cpu-pcie"; + + power-domains =3D <&gcc GCC_PCIE_0_GDSC>; + + iommu-map =3D <0 &apps_smmu 0x1400 0x1>, + <0x100 &apps_smmu 0x1401 0x1>; + + interrupt-map =3D <0 0 0 1 &intc 0 0 0 149 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 2 &intc 0 0 0 150 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 3 &intc 0 0 0 151 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 4 &intc 0 0 0 152 IRQ_TYPE_LEVEL_HIGH>; + interrupt-map-mask =3D <0 0 0 0x7>; + #interrupt-cells =3D <1>; + + msi-map =3D <0x0 &gic_its 0x1400 0x1>, + <0x100 &gic_its 0x1401 0x1>; + msi-map-mask =3D <0xff00>; + + linux,pci-domain =3D <0>; + num-lanes =3D <2>; + bus-range =3D <0 0xff>; + + phys =3D <&pcie0_phy>; + phy-names =3D "pciephy"; + + #address-cells =3D <3>; + #size-cells =3D <2>; + ranges =3D <0x01000000 0 0x00000000 0 0x40200000 0 0x100000>, + <0x02000000 0 0x60300000 0 0x40300000 0 0x3d00000>; + + dma-coherent; + + operating-points-v2 =3D <&pcie0_opp_table>; + + status =3D "disabled"; + + pcie0_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + /* GEN 1 x1 */ + opp-2500000 { + opp-hz =3D /bits/ 64 <2500000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + opp-peak-kBps =3D <250000 1>; + }; + + /* GEN 1 x2 and GEN 2 x1 */ + opp-5000000 { + opp-hz =3D /bits/ 64 <5000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + opp-peak-kBps =3D <500000 1>; + }; + + /* GEN 2 x2 */ + opp-10000000 { + opp-hz =3D /bits/ 64 <10000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + opp-peak-kBps =3D <1000000 1>; + }; + + /* GEN 3 x1 */ + opp-8000000 { + opp-hz =3D /bits/ 64 <8000000>; + required-opps =3D <&rpmhpd_opp_nom>; + opp-peak-kBps =3D <984500 1>; + }; + + /* GEN 3 x2 */ + opp-16000000 { + opp-hz =3D /bits/ 64 <16000000>; + required-opps =3D <&rpmhpd_opp_nom>; + opp-peak-kBps =3D <1969000 1>; + }; + + }; + + pcieport0: pcie@0 { + device_type =3D "pci"; + reg =3D <0x0 0x0 0x0 0x0 0x0>; + bus-range =3D <0x01 0xff>; + + #address-cells =3D <3>; + #size-cells =3D <2>; + ranges; + }; + }; + + pcie0_phy: phy@1c06000 { + compatible =3D "qcom,sm8750-qmp-gen3x2-pcie-phy"; + reg =3D <0 0x01c06000 0 0x2000>; + + clocks =3D <&gcc GCC_PCIE_0_AUX_CLK>, + <&gcc GCC_PCIE_0_CFG_AHB_CLK>, + <&tcsrcc TCSR_PCIE_0_CLKREF_EN>, + <&gcc GCC_PCIE_0_PHY_RCHNG_CLK>, + <&gcc GCC_PCIE_0_PIPE_CLK>; + clock-names =3D "aux", + "cfg_ahb", + "ref", + "rchng", + "pipe"; + + assigned-clocks =3D <&gcc GCC_PCIE_0_PHY_RCHNG_CLK>; + assigned-clock-rates =3D <100000000>; + + resets =3D <&gcc GCC_PCIE_0_PHY_BCR>; + reset-names =3D "phy"; + + power-domains =3D <&gcc GCC_PCIE_0_PHY_GDSC>; + + #clock-cells =3D <0>; + clock-output-names =3D "pcie0_pipe_clk"; + + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + ufs_mem_phy: phy@1d80000 { compatible =3D "qcom,sm8750-qmp-ufs-phy"; reg =3D <0x0 0x01d80000 0x0 0x2000>; --=20 2.34.1