From nobody Sun Oct 5 03:36:54 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 27ED825C706 for ; Sat, 9 Aug 2025 09:59:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754733590; cv=none; b=OCT2CcfoRClPuB7ANmU+qavq8+s8omNe5vSirlLFpZ+4SUELaTfMMDC/v25wnXfokjhgCzZRGjs3CI56L+0R9BxvwR8UOHENbuP5CGqVQjk8WzrgUrjfmFsXTGRty/B8qnpoYOgKdbM6amWvmVAcHpj2UL8X0yJ3w6pS5mn262E= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754733590; c=relaxed/simple; bh=R4uNQJTJ6TZ6UIRq4jvXRMv3opNeQTLyTEdp1tmrcFg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=bqA0Xb8/Mi0h9wa9fhx6YsJiK+lKI9Bs94x9aRqwStLU53Ng8an0/52YRfXH6iBc1+adnvFexk7cTjPebwc73wlw6emNOZAeIZs+cSSy+R/9/2D0N3x38/J9QIOCRX6AQLJpjY1bSqkcYm8ZdLeG6DZWC3LLoc3aAbf+2nXa6wI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=puKuQImG; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="puKuQImG" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5793Lnow012616 for ; Sat, 9 Aug 2025 09:59:48 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= iBQ0e2SAV0/ngnuxIOs6ha4YTv6YdCMqfkqSUm1Uz4E=; b=puKuQImGkrw2xjYE KdY49eiqRNdnHwyRNr1zflmaFztoalO3ECQJMLsUzqks5MfKDWKlP6rYoX4TyS31 rQ4Qh//C7FJ40AUzZty7lFrsw2Hgk4Am4WEe2jH3Bob/SO1huYT3D7i+GI2uc1oI q0HJqWhG9KEbaMyJvPpZ9dygy0aPx4SgTFPmhPVCnmWaEp6nWDSHei1PaFdTktev K609WAo1EHyj44tednHlNw3fJqFYkEPRvdeyCKyiGt6OdELbk7romPqTBeVZMVJ6 LxbtO3AQQwjNp4chKo+en1ZeXmW6DVWnFn3vwFYSPcDvodM01f3aP8cUUaS9SNCS hJBVvg== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48dv1fgn8k-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Sat, 09 Aug 2025 09:59:48 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-24004ac2ecdso47381865ad.0 for ; Sat, 09 Aug 2025 02:59:48 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1754733587; x=1755338387; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=iBQ0e2SAV0/ngnuxIOs6ha4YTv6YdCMqfkqSUm1Uz4E=; b=P42z89fw7+6rULmVUssnclHXhl+je0p+bIuLJt+2F3ybyIegQWQp1SepFpRaGYoKcK GsuN5pkzCbCBhBcLuGrR9WnvuXwHYPaEmLKc7OreunBrqN7ov12QnffcC+XeOCkm70e0 BSoZIOOBg1w0GUdhcXIqsZy8wjx1GdKpXNt5tVFMzFZpf6uPLSFF5f5OdvJjiZZpS4k+ Ix/AkdYuvVohp4kuiFFdoK/jOl/5NfZrlFvFMqaxrrm0fNT3PK5QnLBD1ciUNNevEt6o 7fJh3d2KlF22IJRqvx2BZt0ascwFLs1GwObI5r0QH9jELFYC3t1r/D0gtqvJ/PfG3F9J ALZg== X-Forwarded-Encrypted: i=1; AJvYcCUFCoFeDRMvcBSDZDs8VjlqVwyIrVQIBHG8i/R60GJNp35HuwYCYO1AByPBgH/PS+UsUKfnmGQsIL2p27Q=@vger.kernel.org X-Gm-Message-State: AOJu0YxBSRc757aiCIrLFsCaMa8iJWIAfdZ0VYA9f+k1bPsBeonnglfS cUoD5X/8I0RjlQJWiXBNPjWnD+BZfNH0t/4Gp7IUPcB3H/PP1eHdSxWU1HkPz+Ka35fhckrcguU CKatPPYFb0JZYDwT4Z593YOZ/ndW6Ms1hJ8yvyfSWN8+9+xl+9RiDKjzx+YFPwsGAnKk= X-Gm-Gg: ASbGncvjmUg4PR/V8Bk4wZ3uQBRuWAaF2M4jZYyDXLn4VL1RD+l+hg93B5S2LhpzpFY SK38MAEjoeuj6s4vXRiaozgjtPEineCRN167YeHLWvh5IwEKumOkWWozxXln70VcISzhTIjo4cu pYA3P+QHNzRjTF23lJKJNhkBHHyEUZNhglTxVhj98EJ4njTdtYh4q7Bgqm/Dx0ef7VVaDVVxUDD 8fPV1bGNM5ozzvek2K9OJgEmEJBaWO5LrBRyRHNkuYyKBWEIXh1oI4UHKQ5emlFWOAsaUkVt4sP uFS6dg1G5BgVmqdRc0G5wlhQha+NwV0ZaKJdVdAc86xYNTaRm+FovzcGs+R04dXLj8meWj6CNMg = X-Received: by 2002:a17:902:d2c9:b0:240:1953:f9a with SMTP id d9443c01a7336-242c20703d5mr104333285ad.2.1754733587516; Sat, 09 Aug 2025 02:59:47 -0700 (PDT) X-Google-Smtp-Source: AGHT+IE4c/wiGzwRmWvFnGhbo7cmBsz+6nWkl5TgRx8Q2bsS4E4Vq6y5oGW9hWnJRcnT/BPcwMFLTw== X-Received: by 2002:a17:902:d2c9:b0:240:1953:f9a with SMTP id d9443c01a7336-242c20703d5mr104333145ad.2.1754733587106; Sat, 09 Aug 2025 02:59:47 -0700 (PDT) Received: from hu-krichai-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-241e899b783sm225962845ad.133.2025.08.09.02.59.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 09 Aug 2025 02:59:46 -0700 (PDT) From: Krishna Chaitanya Chundru Date: Sat, 09 Aug 2025 15:29:16 +0530 Subject: [PATCH 1/4] dt-bindings: phy: qcom,sc8280xp-qmp-pcie-phy: Document the SM8750 QMP PCIe PHY Gen3 x2 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250809-pakala-v1-1-abf1c416dbaa@oss.qualcomm.com> References: <20250809-pakala-v1-0-abf1c416dbaa@oss.qualcomm.com> In-Reply-To: <20250809-pakala-v1-0-abf1c416dbaa@oss.qualcomm.com> To: Vinod Koul , Kishon Vijay Abraham I , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Manivannan Sadhasivam , Bjorn Helgaas , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, quic_vbadigan@quicinc.com, quic_mrana@quicinc.com, Krishna Chaitanya Chundru X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1754733575; l=1281; i=krishna.chundru@oss.qualcomm.com; s=20230907; h=from:subject:message-id; bh=R4uNQJTJ6TZ6UIRq4jvXRMv3opNeQTLyTEdp1tmrcFg=; b=Pn44e4XwnwfvY73BZod/cOU+TNd9XbdK5DnaUkh10yJmXKf+BBVokgllhEO5swZK6AJvGflcQ 3E3Jgc+ZT5JBvWhJhQOkMM5Ib7UJOT30HMRDM4dxwY/tg3q7YF12YGJ X-Developer-Key: i=krishna.chundru@oss.qualcomm.com; a=ed25519; pk=10CL2pdAKFyzyOHbfSWHCD0X0my7CXxj8gJScmn1FAg= X-Proofpoint-GUID: D7DbS9z8RDtLBAyL8U-tD2d2AloY3_uz X-Authority-Analysis: v=2.4 cv=cLTgskeN c=1 sm=1 tr=0 ts=68971c14 cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=EUspDBNiAAAA:8 a=AUvBg9Asf6StguVY0UIA:9 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODA5MDAwMyBTYWx0ZWRfX+U3BUgCkTgBm HUVEf9MT8OfPF5JZAQGnLptFHwldKulc4+qxufCX0LhtNant2Unkn3xUR/1Tb0bw9mRzUqFzLei bIkV1vpDv2cBr/M1cX7UxjsNNnjWtEkWZETO2PuprrsVkipvAg0zN/MokgpxmFTzmJhzB9yjDKe FEyPfFNLj1XEvOi5JoBxQ97ESc2CEs2wS2ijF90EWoB+d92MtlC0kqy4+zHcQeShBtK3PYvWaTf HP4btB032K1uvePUg5ujbnqcnNkvQKN85PeYB7T2C97LpDobwZxlbceKApTaIbi154JMcyl+zBM 9n8RrgmgeZ0tSPQ/NKudY+17yjdxa0QV5bEvnzqQIxJEMtPywPZBDTm/6w1wNattT64vqz6Tb+G 6YliCB/V X-Proofpoint-ORIG-GUID: D7DbS9z8RDtLBAyL8U-tD2d2AloY3_uz X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-09_03,2025-08-06_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 impostorscore=0 phishscore=0 bulkscore=0 clxscore=1015 malwarescore=0 suspectscore=0 spamscore=0 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508090003 Document the QMP PCIe PHY on the SM8750 platform. Signed-off-by: Krishna Chaitanya Chundru Acked-by: Rob Herring (Arm) --- Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml | 2 = ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-p= hy.yaml b/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.= yaml index a1ae8c7988c891a11f6872e58d25e9d04abb41ce..cb706cf8219d015cc21c1c7ea1c= ae49b4bf0319f 100644 --- a/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml +++ b/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml @@ -42,6 +42,7 @@ properties: - qcom,sm8550-qmp-gen4x2-pcie-phy - qcom,sm8650-qmp-gen3x2-pcie-phy - qcom,sm8650-qmp-gen4x2-pcie-phy + - qcom,sm8750-qmp-gen3x2-pcie-phy - qcom,x1e80100-qmp-gen3x2-pcie-phy - qcom,x1e80100-qmp-gen4x2-pcie-phy - qcom,x1e80100-qmp-gen4x4-pcie-phy @@ -164,6 +165,7 @@ allOf: - qcom,sm8550-qmp-gen4x2-pcie-phy - qcom,sm8650-qmp-gen3x2-pcie-phy - qcom,sm8650-qmp-gen4x2-pcie-phy + - qcom,sm8750-qmp-gen3x2-pcie-phy then: properties: clocks: --=20 2.34.1 From nobody Sun Oct 5 03:36:54 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DB0F523D287 for ; Sat, 9 Aug 2025 09:59:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754733596; cv=none; b=U/yNQCj1IguZkgyxCfGr7iEdEFwNKYtkQRGtEqePmpfi2blBKbSWOA1DYXCzkVbv/MzyRvd6KHt/zgRAIXZJWtwARhv2sSX0CUP3ppgijlkMGNOh0ulRALAvtq+Ejn36QT1Dc5tOj9fFFjVU4pC7HxqWNJ0A8gV/twc9WOC+LHs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754733596; c=relaxed/simple; bh=1N42w3w6DH/VymcotWPDEfatBEx3romphjTi1yXqqwA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=phy78Nmj0pdhZ7oOYcKZRZ6SeR5LUJ3fKn2j7pF9L9V8BX8NGJ3dGwI/NvtNLPC+In24UsnAU5hFsHzQ3eThoI8cpOo8QliOmGsq9AdXjM9eoXmMrzZkHvAgwny2f1WkM6XNt58TgnvbrcApgWPwY5bgCKMOjP9YhK03QntH8+I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=YnoH92f3; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="YnoH92f3" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5795b2pE013478 for ; Sat, 9 Aug 2025 09:59:54 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= pfdvFrrM+5jMDJwt6jwYBWVqnP+7+N88m86azEJqjh8=; b=YnoH92f3WO2xz5sq M2lLhaYzDSqkjvkliqEKY21uI3PrD8agmSdLTx2UCfRbKurf8WifIKkx65TsLzoy 0T8Dcr+886WCRI57u4GTxbamoeQ00pqD6RdtAc//7oBPCI4lCBfj5JIyp2jggviI qkCMHlgHiajT0AlunuTj0pygiRpQmlLsJ+Xk82y8vLtknOhj13ZlQINuxtB9xOFQ tdAhq1nUdnNIM4qUms/fJRPfSMLCwLzT4ODAcUWF5ysuYRIzV5iCB/W5Kmn5JM1s saOXldg6HdJ7wWTFBDWF8OOx2sm57pzJA+Zvfb9tspQou2I/S6/q1uA1iQsXhfBJ 2a4CCA== Received: from mail-pg1-f200.google.com (mail-pg1-f200.google.com [209.85.215.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48dygm8c49-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Sat, 09 Aug 2025 09:59:54 +0000 (GMT) Received: by mail-pg1-f200.google.com with SMTP id 41be03b00d2f7-b42a11d7427so1317962a12.3 for ; Sat, 09 Aug 2025 02:59:54 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1754733593; x=1755338393; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=pfdvFrrM+5jMDJwt6jwYBWVqnP+7+N88m86azEJqjh8=; b=Ys86tZrIlOs3MiHkU2VLH1Sp9l8ILKyFxH/hC81PGD6OyFZCPAs3bF313nSvWnGrlZ aKzHCTPiRgskCnxEXRkPuuxJOn/YUSGyDqCdOJE/Zm1XyDKT/4JQ/d2MLaHfeOt7EOuf W/oDI6B4Rf1xSucbX8E0gwmPDHjpzcypf7x6PcboAoQmvPwif6yTCmwkR9qkd47XP+0c qcIqXdxd39fLmctEQ0F1lLrzzPLG90K8lhHwJvIOnSFUruuBSpVrn+a9bA7lEMJawdqe nttCCDS4i+2xlQNNby1pgnrnTkr4p4Zb8mcTHgd1DKgtIz9RSBMm5QNdxTpWOgufSAHA 6qmA== X-Forwarded-Encrypted: i=1; AJvYcCX3i4xhBevktZl8Mwviku8+ldXtCXZpaKDp3FBExQsh1V1/MHmBnzDTeOSXdY79SXoAXydV9vw62vFjlKA=@vger.kernel.org X-Gm-Message-State: AOJu0Yz2WJSVOu2FLdPNPaqVOb6/JbyB+vub5XlDOKzszZa0vLFoRvPT NctV8toJtpQLvV2hCOVGr+ARTV25ibrHPkyRcajNysdqocH79tSU0o/+H7xnaEkVFnwzKgAyytq /k7me8KHTJ/09WevTIMdAgYf7olzDHUpTFZpPoFQrIW8ewxEhtfe9f1eXEOuGbGIwST4= X-Gm-Gg: ASbGnct7244xPSv7XcoyOeAh5B9JuSfSaeoz1XfgungWkZm6Sj6GIvJN0CTn3ivgY3Z m2DWe08eDiWZ2P2RxeQ4pvrGKdmApu2N1oSjb2QrT78mJBFkzoqciqNgwIVZFARotjFTKsII0yV hpac9pQPn6bm13xuJqYcFz3+ODhgzAU4c1R53sGJ4sq6/x81qzc0eQoOe9zvblUssDs62R2b1M6 lrEMllTIZBrmZpHnXEe6TI0IMsvGvjMwvoTBCI+Tm/lCYBtkzjk3x4tVAwZ4MhO3EbXNx6JZoK+ 58mQJ9nw1dq9Foz+e4JeY4N8PJZU6HvnFaqgV0s8wz5ggMsL7U0mviYJ5iW+oO3yIuSHGNIh35Q = X-Received: by 2002:a17:902:d2c4:b0:240:c962:fc8d with SMTP id d9443c01a7336-242c2003390mr76192545ad.9.1754733593278; Sat, 09 Aug 2025 02:59:53 -0700 (PDT) X-Google-Smtp-Source: AGHT+IE0k50RXo2/XRe5WIxd97PyuNrA6Lgia/QnBxamC0wzjqJqGvgSoOb6gGDkyYDDjPA/unZg7A== X-Received: by 2002:a17:902:d2c4:b0:240:c962:fc8d with SMTP id d9443c01a7336-242c2003390mr76192245ad.9.1754733592815; Sat, 09 Aug 2025 02:59:52 -0700 (PDT) Received: from hu-krichai-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-241e899b783sm225962845ad.133.2025.08.09.02.59.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 09 Aug 2025 02:59:52 -0700 (PDT) From: Krishna Chaitanya Chundru Date: Sat, 09 Aug 2025 15:29:17 +0530 Subject: [PATCH 2/4] phy: qcom-qmp-pcie: add dual lane PHY support for SM8750 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250809-pakala-v1-2-abf1c416dbaa@oss.qualcomm.com> References: <20250809-pakala-v1-0-abf1c416dbaa@oss.qualcomm.com> In-Reply-To: <20250809-pakala-v1-0-abf1c416dbaa@oss.qualcomm.com> To: Vinod Koul , Kishon Vijay Abraham I , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Manivannan Sadhasivam , Bjorn Helgaas , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, quic_vbadigan@quicinc.com, quic_mrana@quicinc.com, Krishna Chaitanya Chundru X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1754733575; l=11213; i=krishna.chundru@oss.qualcomm.com; s=20230907; h=from:subject:message-id; bh=1N42w3w6DH/VymcotWPDEfatBEx3romphjTi1yXqqwA=; b=dIj203c04jKKdYvKKPIbduGkRR50HEENnvaYcanwg+Qax9MpH6vkZh3jUmhP/y4c+wOONTJcT d+osmmgrtI8AhujzEGIiYuKMv3vetOM54xEcKcd9Vmu4/B7+jt0d73x X-Developer-Key: i=krishna.chundru@oss.qualcomm.com; a=ed25519; pk=10CL2pdAKFyzyOHbfSWHCD0X0my7CXxj8gJScmn1FAg= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODA5MDAzNSBTYWx0ZWRfX0YAl8gvrjRK7 PMbJSvWY9cWagXHiIeYJMdjZ2QcA9POm+JGJlDrhfEkX/oULWrJ5Hzck4OQLCI3gki1ThSZhknt 3Lg1PKciOCJ0hhi7riGRrcQEo6zpYjsAgScHoQOX0RJ/CzyzrrQ7IGPGGq4gH9PG9ndwti65p0K ayc9TT4Rlp9zB7vDs0tsb4ATlwgcpSIaZ4tdb3A+9urO/cf6w1KzoZBdRNC7AOB827n44SV7jLi W/Prvbd7WmbWO5BNpxnDg7KmXs22ffGmCXSpNozS/dkYa38HA22A31ikAqWRCBOPfFLFIXH3leZ BgO4ZYbG+mKAldVXPhV9oEkNz13U/ODObfcYzpOXXvQ11n21A646AD6b/Yr6T03CjAXX5/RmN8A gQwK05WT X-Authority-Analysis: v=2.4 cv=FvMF/3rq c=1 sm=1 tr=0 ts=68971c1a cx=c_pps a=oF/VQ+ItUULfLr/lQ2/icg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=EUspDBNiAAAA:8 a=gYF5Rn17l6h1GS1JcBsA:9 a=QEXdDO2ut3YA:10 a=3WC7DwWrALyhR5TkjVHa:22 X-Proofpoint-GUID: YAFI7u_RX_RBGELO9yKeP4R5DctcvIrL X-Proofpoint-ORIG-GUID: YAFI7u_RX_RBGELO9yKeP4R5DctcvIrL X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-09_03,2025-08-06_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 malwarescore=0 bulkscore=0 suspectscore=0 phishscore=0 clxscore=1015 impostorscore=0 spamscore=0 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508090035 The PCIe Gen3 x2 PHY for SM8750 uses new phy, add the required registers and offsets for this phy. Signed-off-by: Krishna Chaitanya Chundru Reviewed-by: Dmitry Baryshkov --- drivers/phy/qualcomm/phy-qcom-qmp-pcie.c | 149 +++++++++++++++++= ++++ drivers/phy/qualcomm/phy-qcom-qmp-pcs-v7.h | 2 + .../phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v7.h | 4 +- 3 files changed, 154 insertions(+), 1 deletion(-) diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c b/drivers/phy/qualcom= m/phy-qcom-qmp-pcie.c index 95830dcfdec9b1f68fd55d1cc3c102985cfafcc1..8fdc146ef73221392371c00afb2= 1d673dbf46d49 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c @@ -93,6 +93,13 @@ static const unsigned int pciephy_v6_regs_layout[QPHY_LA= YOUT_SIZE] =3D { [QPHY_PCS_POWER_DOWN_CONTROL] =3D QPHY_V6_PCS_POWER_DOWN_CONTROL, }; =20 +static const unsigned int pciephy_v7_regs_layout[QPHY_LAYOUT_SIZE] =3D { + [QPHY_SW_RESET] =3D QPHY_V7_PCS_SW_RESET, + [QPHY_START_CTRL] =3D QPHY_V7_PCS_START_CONTROL, + [QPHY_PCS_STATUS] =3D QPHY_V7_PCS_PCS_STATUS1, + [QPHY_PCS_POWER_DOWN_CONTROL] =3D QPHY_V7_PCS_POWER_DOWN_CONTROL, +}; + static const struct qmp_phy_init_tbl msm8998_pcie_serdes_tbl[] =3D { QMP_PHY_INIT_CFG(QSERDES_V3_COM_BIAS_EN_CLKBUFLR_EN, 0x14), QMP_PHY_INIT_CFG(QSERDES_V3_COM_CLK_SELECT, 0x30), @@ -2590,6 +2597,108 @@ static const struct qmp_phy_init_tbl sm8650_qmp_gen= 4x2_pcie_rx_tbl[] =3D { QMP_PHY_INIT_CFG(QSERDES_V6_20_RX_MODE_RATE3_B6, 0xff), }; =20 +static const struct qmp_phy_init_tbl sm8750_qmp_gen3x2_pcie_serdes_tbl[] = =3D { + QMP_PHY_INIT_CFG(QSERDES_V7_COM_SSC_EN_CENTER, 0x1), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_SSC_PER1, 0x62), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_SSC_PER2, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_SSC_STEP_SIZE1_MODE0, 0xf8), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_SSC_STEP_SIZE2_MODE0, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_SSC_STEP_SIZE1_MODE1, 0x93), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_SSC_STEP_SIZE2_MODE1, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_CLK_ENABLE1, 0x90), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_SYS_CLK_CTRL, 0x82), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_PLL_IVCO, 0x07), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_CP_CTRL_MODE0, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_CP_CTRL_MODE1, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_PLL_RCTRL_MODE0, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_PLL_RCTRL_MODE1, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_PLL_CCTRL_MODE0, 0x36), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_PLL_CCTRL_MODE1, 0x36), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_SYSCLK_EN_SEL, 0x08), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_BG_TIMER, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_LOCK_CMP_EN, 0x42), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_LOCK_CMP1_MODE0, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_LOCK_CMP2_MODE0, 0x0d), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_LOCK_CMP1_MODE1, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_LOCK_CMP2_MODE1, 0x1a), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_DEC_START_MODE0, 0x41), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_DEC_START_MODE1, 0x34), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_DIV_FRAC_START1_MODE0, 0xab), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_DIV_FRAC_START2_MODE0, 0xaa), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_DIV_FRAC_START3_MODE0, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_DIV_FRAC_START1_MODE1, 0x55), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_DIV_FRAC_START2_MODE1, 0x55), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_DIV_FRAC_START3_MODE1, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_VCO_TUNE_MAP, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_CLK_SELECT, 0x34), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_HSCLK_SEL_1, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_CORECLK_DIV_MODE1, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_CMN_CONFIG_1, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_ADDITIONAL_MISC_3, 0x0F), + QMP_PHY_INIT_CFG(QSERDES_V7_COM_CORE_CLK_EN, 0xA0), +}; + +static const struct qmp_phy_init_tbl sm8750_qmp_gen3x2_pcie_rx_tbl[] =3D { + QMP_PHY_INIT_CFG(QSERDES_V7_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_GM_CAL, 0x11), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_RX_MODE_00_HIGH, 0xBF), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_RX_MODE_00_HIGH2, 0xBF), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_RX_MODE_00_HIGH3, 0xB7), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_RX_MODE_00_HIGH4, 0xEA), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_RX_MODE_00_LOW, 0x3F), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_RX_MODE_01_HIGH, 0x09), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_RX_MODE_01_HIGH2, 0x49), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_RX_MODE_01_HIGH3, 0x1B), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_RX_MODE_01_HIGH4, 0x9C), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_RX_MODE_01_LOW, 0xD1), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_RX_MODE_10_HIGH, 0x09), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_RX_MODE_10_HIGH2, 0x49), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_RX_MODE_10_HIGH3, 0x1B), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_RX_MODE_10_HIGH4, 0x9C), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_RX_MODE_10_LOW, 0xD1), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_TX_ADAPT_PRE_THRESH1, 0x3E), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_TX_ADAPT_PRE_THRESH2, 0x1E), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_TX_ADAPT_POST_THRESH, 0xD2), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_UCDR_FO_GAIN, 0x09), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_UCDR_SO_GAIN, 0x05), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_UCDR_SB2_THRESH1, 0x08), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_UCDR_SB2_THRESH2, 0x08), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_VGA_CAL_CNTRL2, 0x09), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_SIGDET_ENABLES, 0x1C), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_SIGDET_CNTRL, 0x60), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_RX_IDAC_TSETTLE_LOW, 0x07), + QMP_PHY_INIT_CFG(QSERDES_V7_RX_SIGDET_CAL_TRIM, 0x08), +}; + +static const struct qmp_phy_init_tbl sm8750_qmp_gen3x2_pcie_tx_tbl[] =3D { + QMP_PHY_INIT_CFG(QSERDES_V7_TX_LANE_MODE_1, 0x35), + QMP_PHY_INIT_CFG(QSERDES_V7_TX_LANE_MODE_3, 0x10), + QMP_PHY_INIT_CFG(QSERDES_V7_TX_LANE_MODE_4, 0x31), + QMP_PHY_INIT_CFG(QSERDES_V7_TX_LANE_MODE_5, 0x7F), + QMP_PHY_INIT_CFG(QSERDES_V7_TX_PI_QEC_CTRL, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V7_TX_RES_CODE_LANE_OFFSET_RX, 0x08), + QMP_PHY_INIT_CFG(QSERDES_V7_TX_RES_CODE_LANE_OFFSET_TX, 0x14), +}; + +static const struct qmp_phy_init_tbl sm8750_qmp_gen3x2_pcie_pcs_tbl[] =3D { + QMP_PHY_INIT_CFG(QPHY_V7_PCS_REFGEN_REQ_CONFIG1, 0x05), + QMP_PHY_INIT_CFG(QPHY_V7_PCS_RX_SIGDET_LVL, 0x77), + QMP_PHY_INIT_CFG(QPHY_V7_PCS_RATE_SLEW_CNTRL1, 0x0B), + QMP_PHY_INIT_CFG(QPHY_V7_PCS_EQ_CONFIG2, 0x0F), + QMP_PHY_INIT_CFG(QPHY_V7_PCS_PCS_TX_RX_CONFIG, 0x8C), + QMP_PHY_INIT_CFG(QPHY_V7_PCS_G12S1_TXDEEMPH_M6DB, 0x17), + QMP_PHY_INIT_CFG(QPHY_V7_PCS_G3S2_PRE_GAIN, 0x2E), +}; + +static const struct qmp_phy_init_tbl sm8750_qmp_gen3x2_pcie_pcs_misc_tbl[]= =3D { + QMP_PHY_INIT_CFG(QPHY_PCIE_V6_PCS_PCIE_EQ_CONFIG1, 0x1E), + QMP_PHY_INIT_CFG(QPHY_PCIE_V6_PCS_PCIE_RXEQEVAL_TIME, 0x27), + QMP_PHY_INIT_CFG(QPHY_PCIE_V6_PCS_PCIE_POWER_STATE_CONFIG2, 0x1D), + QMP_PHY_INIT_CFG(QPHY_PCIE_V6_PCS_PCIE_POWER_STATE_CONFIG4, 0x07), + QMP_PHY_INIT_CFG(QPHY_PCIE_V6_PCS_PCIE_ENDPOINT_REFCLK_DRIVE, 0xC1), + QMP_PHY_INIT_CFG(QPHY_PCIE_V6_PCS_PCIE_OSC_DTCT_ACTIONS, 0x00), +}; + static const struct qmp_phy_init_tbl sa8775p_qmp_gen4x2_pcie_serdes_alt_tb= l[] =3D { QMP_PHY_INIT_CFG(QSERDES_V5_COM_BIAS_EN_CLKBUFLR_EN, 0x14), QMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_IVCO, 0x0f), @@ -3207,6 +3316,16 @@ static const struct qmp_pcie_offsets qmp_pcie_offset= s_v5_30 =3D { .rx2 =3D 0x3a00, }; =20 +static const struct qmp_pcie_offsets qmp_pcie_offsets_v7 =3D { + .serdes =3D 0x0, + .pcs =3D 0x400, + .pcs_misc =3D 0x800, + .tx =3D 0x1000, + .rx =3D 0x1200, + .tx2 =3D 0x1800, + .rx2 =3D 0x1a00, +}; + static const struct qmp_pcie_offsets qmp_pcie_offsets_v6_20 =3D { .serdes =3D 0x1000, .pcs =3D 0x1200, @@ -3996,6 +4115,33 @@ static const struct qmp_phy_cfg sm8550_qmp_gen3x2_pc= iephy_cfg =3D { .phy_status =3D PHYSTATUS, }; =20 +static const struct qmp_phy_cfg sm8750_qmp_gen3x2_pciephy_cfg =3D { + .lanes =3D 2, + + .offsets =3D &qmp_pcie_offsets_v7, + + .tbls =3D { + .serdes =3D sm8750_qmp_gen3x2_pcie_serdes_tbl, + .serdes_num =3D ARRAY_SIZE(sm8750_qmp_gen3x2_pcie_serdes_tbl), + .tx =3D sm8750_qmp_gen3x2_pcie_tx_tbl, + .tx_num =3D ARRAY_SIZE(sm8750_qmp_gen3x2_pcie_tx_tbl), + .rx =3D sm8750_qmp_gen3x2_pcie_rx_tbl, + .rx_num =3D ARRAY_SIZE(sm8750_qmp_gen3x2_pcie_rx_tbl), + .pcs =3D sm8750_qmp_gen3x2_pcie_pcs_tbl, + .pcs_num =3D ARRAY_SIZE(sm8750_qmp_gen3x2_pcie_pcs_tbl), + .pcs_misc =3D sm8750_qmp_gen3x2_pcie_pcs_misc_tbl, + .pcs_misc_num =3D ARRAY_SIZE(sm8750_qmp_gen3x2_pcie_pcs_misc_tbl), + }, + .reset_list =3D sdm845_pciephy_reset_l, + .num_resets =3D ARRAY_SIZE(sdm845_pciephy_reset_l), + .vreg_list =3D qmp_phy_vreg_l, + .num_vregs =3D ARRAY_SIZE(qmp_phy_vreg_l), + .regs =3D pciephy_v7_regs_layout, + + .pwrdn_ctrl =3D SW_PWRDN | REFCLK_DRV_DSBL, + .phy_status =3D PHYSTATUS, +}; + static const struct qmp_phy_cfg sm8550_qmp_gen4x2_pciephy_cfg =3D { .lanes =3D 2, =20 @@ -5099,6 +5245,9 @@ static const struct of_device_id qmp_pcie_of_match_ta= ble[] =3D { }, { .compatible =3D "qcom,sm8650-qmp-gen4x2-pcie-phy", .data =3D &sm8650_qmp_gen4x2_pciephy_cfg, + }, { + .compatible =3D "qcom,sm8750-qmp-gen3x2-pcie-phy", + .data =3D &sm8750_qmp_gen3x2_pciephy_cfg, }, { .compatible =3D "qcom,x1e80100-qmp-gen3x2-pcie-phy", .data =3D &sm8550_qmp_gen3x2_pciephy_cfg, diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-v7.h b/drivers/phy/qualc= omm/phy-qcom-qmp-pcs-v7.h index c7759892ed2ea046b372ffac23c3ab75c8015a2b..4b7fcaa6a37458647d03e451ec2= 2dae6337326d1 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-v7.h +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcs-v7.h @@ -17,6 +17,8 @@ #define QPHY_V7_PCS_LOCK_DETECT_CONFIG3 0x0cc #define QPHY_V7_PCS_LOCK_DETECT_CONFIG6 0x0d8 #define QPHY_V7_PCS_REFGEN_REQ_CONFIG1 0x0dc +#define QPHY_V7_PCS_G12S1_TXDEEMPH_M6DB 0x168 +#define QPHY_V7_PCS_G3S2_PRE_GAIN 0x170 #define QPHY_V7_PCS_RX_SIGDET_LVL 0x188 #define QPHY_V7_PCS_RCVR_DTCT_DLY_P1U2_L 0x190 #define QPHY_V7_PCS_RCVR_DTCT_DLY_P1U2_H 0x194 diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v7.h b/drivers/= phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v7.h index 91f865b11347af82c38a33e08bcae7b67a7bec26..6ab943ff57ff666e4f23f4ad0b4= eff211c6dbfd0 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v7.h +++ b/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v7.h @@ -40,6 +40,8 @@ #define QSERDES_V7_RX_UCDR_SB2_GAIN1 0x54 #define QSERDES_V7_RX_UCDR_SB2_GAIN2 0x58 #define QSERDES_V7_RX_AUX_DATA_TCOARSE_TFINE 0x60 +#define QSERDES_V7_RX_TX_ADAPT_PRE_THRESH1 0xc4 +#define QSERDES_V7_RX_TX_ADAPT_PRE_THRESH2 0xc8 #define QSERDES_V7_RX_TX_ADAPT_POST_THRESH 0xcc #define QSERDES_V7_RX_VGA_CAL_CNTRL1 0xd4 #define QSERDES_V7_RX_VGA_CAL_CNTRL2 0xd8 @@ -50,7 +52,7 @@ #define QSERDES_V7_RX_RX_IDAC_TSETTLE_LOW 0xf8 #define QSERDES_V7_RX_RX_IDAC_TSETTLE_HIGH 0xfc #define QSERDES_V7_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1 0x110 -#define QSERDES_V7_RX_SIDGET_ENABLES 0x118 +#define QSERDES_V7_RX_SIGDET_ENABLES 0x118 #define QSERDES_V7_RX_SIGDET_CNTRL 0x11c #define QSERDES_V7_RX_SIGDET_DEGLITCH_CNTRL 0x124 #define QSERDES_V7_RX_RX_MODE_00_LOW 0x15c --=20 2.34.1 From nobody Sun Oct 5 03:36:54 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8597F266595 for ; Sat, 9 Aug 2025 10:00:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754733601; cv=none; b=j8aLisdoZZ3gxqEeTMXaGyj5lyIIxtMlUubzuY4fRZpcLxgBw5NKt2raqvI+72yegJ2dlhCEU7HQme11uDYBIFkdjAR/bSTssp6P2t2gujveuW16C+/5KLwAnC2XWh2S4EmliatXPfX1ZIgoAxJYpbK2L+5fWYUUWHMOK9haC9w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754733601; c=relaxed/simple; bh=D98uYM9Z60IMUSi6ICuga1Gz5L3qO2+oE/TUIJZiRHI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=N5UvjHAZgIhjyFEZmeCJGqPK3573A9HMRsKDLc0C9Q8mjkNRDEEg4HGO1YlnXZX7ZL2Ev44khOSvbrbe8qA6fQ9Z3EpYTVuFdbGSYuQjwnNJ9X2+wV0liLfB3PyakcupneulQ1AiGV7KxmMDRC3dw24B7kfPoA6d7H303BsioKE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=jdFO7fwK; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="jdFO7fwK" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5793LsfI012636 for ; Sat, 9 Aug 2025 10:00:00 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= o84ehtqBVBZmVKt19QIWtMIRk8uHsOjkSCs7whgckXU=; b=jdFO7fwKcoFS04Uh l1TAi96gPHVqHpox9gHpMTIt+lV+9g9oeEEt5UCZabhIYSaP1DNIlwjqcodAXRDc ad5iS+khF6Qo/sTtLQFV1Rws9s9WmHrifedCdOWMQPuEPCgMKRPx71t5Apu07+wE GBf5P0mhjdxSn2JG4/avFRVFWWRL+2lq0RU7X3HKgUMowjRE5Y7+lSEenj/rGPcP 1jpITAes9wMbEHIOTSQ0PHksD0xTolo0GPQIjGf0ZNTuuGlieM8UoaIDZqSKqYlY 3uFi6I4oArVNrYmSsAEYtkW4DRUKn4eDOmrKt5XOypoB98OZS6P9j2n5TPCXJO8Q ptZzUw== Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48dv1fgn9k-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Sat, 09 Aug 2025 09:59:59 +0000 (GMT) Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-23ff063d087so25716515ad.1 for ; Sat, 09 Aug 2025 02:59:59 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1754733599; x=1755338399; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=o84ehtqBVBZmVKt19QIWtMIRk8uHsOjkSCs7whgckXU=; b=vL1s8jAeZS/RwnYOzljyxcq/ZGCATI3KB4gvkscFCL7wQEsoD65oK5liu5rtdJgJB2 4MN+xu3enXVmobyHCw4a3fbLFabYlNmcBlOmUEW5YtbIcfcHxSu69yr7DbZouoML3CtE VgSO6ZXFQd9l28XaD1WpqDTFMVAk326KimeldR2kj1tSM+Usqj3t4nsFlbouUYXu3WVv XERuaYTMEWYeOsjgZJeDB4cZmR1zGKltRBnCziIO04HaCs3vlbfJ2rsJN0i3PkjwIQAp NpI9ccy1RJP061QkHQV7BvPc2klSOPF3OXJBS8MLXcyNULtJkJMzWdYRMJV0SRL0cmHM QW8Q== X-Forwarded-Encrypted: i=1; AJvYcCW9lPiYaOziMjZVCxz0PwkYsGZ/LTpaeeK9RWQyx+3dSb+tuIBSY6qWxSFyxzZjc/9OXOxJtsTmzA1D8w8=@vger.kernel.org X-Gm-Message-State: AOJu0YxGKp/fmJX9IX4mSCAm635l6XbjhWr7t3Y95lZYynIiFB8eEaJs ZpGIPJFfe3Jh14+CoqA2okTnkiayfcLeKnJQ8zHU4w3lGevz324xipDrPAc1s1twN4t1frT6ICG HGJJxRrZsTOZTlPKXp40ADS4807HMtUkK11NjrqAZgZHXO5OHMyFNWutDpJvV/FWv9SY= X-Gm-Gg: ASbGnctM0MuwPoJSElJMnIkO/b6ov7/A/Knv2eVW6YxPMD62kkoP/DayHcDvByczHyP zUZhhZIJUcY86QU8ipGw9uSPJ4sTGjUGmst788KErfhuI6VZBe/5kEeT5mdQzF2zQTh/AE0aOR9 lSGbwaxIKiVePoI/8VT4yV0KDmTALhxfXga901oVXYEPGc38ORJR2zWO/Av/4QBW33vt/jZjW4K 6ozxoL1kNS4bEq1TPqB945/EMDmJDdzPyZC8mMLNtUoGp9Tfn3eTWZkrk3sZCXupv0Z8lmSiNSr WIxq+oznqXI781mTtS878JW5q5TdxOx4lxuOMfjES85xvV6YVdHWXaZHYRcpr1FsfIlpgg2KNzY = X-Received: by 2002:a17:903:40cc:b0:240:3f0d:f470 with SMTP id d9443c01a7336-242c20440bemr81621025ad.20.1754733598898; Sat, 09 Aug 2025 02:59:58 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFI8IHqimLHr7wh2wQyI+Q0XVDvkBIylGOeXLKFZACnOrlfoFT+ysYaqiBD387svYbfkd+bJg== X-Received: by 2002:a17:903:40cc:b0:240:3f0d:f470 with SMTP id d9443c01a7336-242c20440bemr81620735ad.20.1754733598457; Sat, 09 Aug 2025 02:59:58 -0700 (PDT) Received: from hu-krichai-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-241e899b783sm225962845ad.133.2025.08.09.02.59.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 09 Aug 2025 02:59:58 -0700 (PDT) From: Krishna Chaitanya Chundru Date: Sat, 09 Aug 2025 15:29:18 +0530 Subject: [PATCH 3/4] dt-bindings: PCI: qcom,pcie-sm8550: Add SM8750 compatible Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250809-pakala-v1-3-abf1c416dbaa@oss.qualcomm.com> References: <20250809-pakala-v1-0-abf1c416dbaa@oss.qualcomm.com> In-Reply-To: <20250809-pakala-v1-0-abf1c416dbaa@oss.qualcomm.com> To: Vinod Koul , Kishon Vijay Abraham I , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Manivannan Sadhasivam , Bjorn Helgaas , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, quic_vbadigan@quicinc.com, quic_mrana@quicinc.com, Krishna Chaitanya Chundru X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1754733575; l=894; i=krishna.chundru@oss.qualcomm.com; s=20230907; h=from:subject:message-id; bh=D98uYM9Z60IMUSi6ICuga1Gz5L3qO2+oE/TUIJZiRHI=; b=gwn0lQcGmzLXQ2MXzzYuJm+/nUNsSuse+BknbwSa3jTeXGEUH9LwXwJokOA4GGTXYiB0fuw4P GdXwSPgi5sMCf+G5eNlCvWOacfyXIUz8Jdwc3r/BLfu1OH6ZQTtDlg6 X-Developer-Key: i=krishna.chundru@oss.qualcomm.com; a=ed25519; pk=10CL2pdAKFyzyOHbfSWHCD0X0my7CXxj8gJScmn1FAg= X-Proofpoint-GUID: WlFWs3w70gdAQVTUrlluJ4N-TFdVLZdk X-Authority-Analysis: v=2.4 cv=cLTgskeN c=1 sm=1 tr=0 ts=68971c20 cx=c_pps a=JL+w9abYAAE89/QcEU+0QA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=EUspDBNiAAAA:8 a=ly1VyIkaSgMpB_u5KqwA:9 a=QEXdDO2ut3YA:10 a=324X-CrmTo6CU4MGRt3R:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODA5MDAwMyBTYWx0ZWRfX1K1hXW7q3sKJ 8SNvYlIhC/tJKZ1ciGtpsU8xMKRTlGtsFx7fHgDfrTRCoMiOiYAa5RAZf9zoWVvnd88oAKqGx63 gZ1O01dJdRaQ0js4w6DQrZdNJgSRSXQot8ikxFI60T5I5oL0uPaI9WXjcQeBZwC8zTUfWGOFZS5 Zsv0ZVVznAfSMp+Il1Pgyx7p6UI1q6OdeIPj665aXxo2U5nDQQvN5dubsOoPQ3JtlYM1+9xKHfN M6aAmJ7UovyovmIbuO9Ky3p9LiO673Djibe7GcV/8IsAuNcmg0BQKm1niOXEP12B+it26nIAMw9 O5kN66NkNTx4M4KpQqFxraW7qfG2vYG4wuUgjgvpEJ+ShgMls75FBa+M+OZeOyKMNTa5iySxJ5G 82lb/P6s X-Proofpoint-ORIG-GUID: WlFWs3w70gdAQVTUrlluJ4N-TFdVLZdk X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-09_03,2025-08-06_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 impostorscore=0 phishscore=0 bulkscore=0 clxscore=1015 malwarescore=0 suspectscore=0 spamscore=0 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508090003 On the Qualcomm SM8750 platform the PCIe host is compatible with the DWC controller present on the SM8550 platorm. Signed-off-by: Krishna Chaitanya Chundru Acked-by: Rob Herring (Arm) --- Documentation/devicetree/bindings/pci/qcom,pcie-sm8550.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie-sm8550.yaml b/= Documentation/devicetree/bindings/pci/qcom,pcie-sm8550.yaml index dbce671ba011c8991842af6d6c761ec081be24cb..38b561e23c1fda677ce2d4257e1= 084a384648835 100644 --- a/Documentation/devicetree/bindings/pci/qcom,pcie-sm8550.yaml +++ b/Documentation/devicetree/bindings/pci/qcom,pcie-sm8550.yaml @@ -22,6 +22,7 @@ properties: - enum: - qcom,sar2130p-pcie - qcom,pcie-sm8650 + - qcom,pcie-sm8750 - const: qcom,pcie-sm8550 =20 reg: --=20 2.34.1 From nobody Sun Oct 5 03:36:54 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 48CB725DB1A for ; Sat, 9 Aug 2025 10:00:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754733609; cv=none; b=EsOJJrcXNlFZkmtdBKuhEZ0ZpzTqvmtb/6c+9IhPuZCLThAbcVYLBcs5LAxAw5wqTm260OvhAOXq+Haq+bWZQI2cNCZeDwj3OJGF3dQ+lUvfNXqisCWbsNDqyUMVvH4E8HS/dztaxOc2TUNSGZuuP+aqR1GPDVg5YHaBEBKtKWk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754733609; c=relaxed/simple; bh=GpGvaCXgyV/HzzH3H2kGZzDRJpcu2NiuY/Il8jkwfI8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Es+ubvcqcA7GGL0UAQOCq5TzLH60Bcuh0A09pLLoI9+cwLXOczoyoN7dSvO3+wTud+7awt3cQSUmnCVn+25TcQrdGzDF7ppnfyP2/Xn5PDi6O4gNl6TxCTuRjiMZgmE63LsAPqOzbSrWwWC8NqB9BFt20WupPe7D2BdhVy8Rx3Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=LbIg18zH; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="LbIg18zH" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5797GVbN025917 for ; Sat, 9 Aug 2025 10:00:07 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 3DzTfzNGU9TUNj8yG+LjHihLJBg2bD1OBKZ3ujvNs7U=; b=LbIg18zHA0SJf6rN edgjpjjhYs1xnlmKCjs5j1ZiTcpQQ4cpPJFlMGqn2XTZF0oKecmwkE3lZ8pJPzEA TJEfbkwwh392XpMnnu7U7sNWRtFeHp2IBk4X4KjMMJ78iAmPwjI07TUtnfi+iWFF HIjRtB/a7R0UYXxF2+GFm/by5JZ6e92wyaLqrNFqwjiX5Z8D0PDaEPxFVRlrNUJJ tG9c0964js3iPbuf3g57NlN64WVAm9EB+YiQ487bZlr/JzStbub2Zjf80ZKg9eby IXI5gJ38EcjDZLSEYnMZs/CkH9/NKlg/RGgv419jaT0Jgj+1B/RXLcNqeuN1yN9K CaWsMw== Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48dwwy0fpk-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Sat, 09 Aug 2025 10:00:06 +0000 (GMT) Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-240607653f4so25232055ad.3 for ; Sat, 09 Aug 2025 03:00:06 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1754733605; x=1755338405; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=3DzTfzNGU9TUNj8yG+LjHihLJBg2bD1OBKZ3ujvNs7U=; b=Oxg4iMNgENQGXpj9rAKCXzSLgFerocvoC6ed2czOhbd1OT2wkx3FMbCbbcsxaJc1lu 2lsfhac/JpO5Zj1eAIiLEszaOUL04bKiTMvRmvDH3cw+Gx69HsL0Fc9slwQQc19xEvn+ TEsmVwa9plXG8+Lq2ckvLm5lQcgU4CM3abP8dAH9wjfk2Xzv3bKlbuobOkr6IU/RmEAh RoSX2xohbPGF0WOC0wD3ExoXatPZDukng8Zym+jCaSJx3k/Q9Po/v5dh4Zj8KX7GAFUY IW7I2G/SMMGNlnBnXSHuPX5TMGbbvWHuNJXpMHMFE42jgIhf0Rc0s/y8s0CZl7eSt/kJ IH8A== X-Forwarded-Encrypted: i=1; AJvYcCX9BcDLwpajErlqVxjEIdLr1ll2AIjBitSQczdY3auVx4kMSPrtpOlAsXzlbYSwx/rVYH8MX6aVHfJLnMc=@vger.kernel.org X-Gm-Message-State: AOJu0YyOB4+wTjzR9FPxNiyLn5VL9mWBLq3eRKXoZvw6yGgG9hrFTas6 k7lY1CptgfrFJaQr8C6f9uKrVSSuWL+XSBHbPOHa34pi/n08+e7PChf6+5TTEoDpO5eSeofIoYM F1GXvTe5walrQlKMoK8GltDn6UYpvxkE5wHtNOCxa1N7TAEKNN/F/LqbJVrrubGqsPeU= X-Gm-Gg: ASbGncv/iAswgw3+Igx83o8dXJxNRP6zd5hoFakEdwUT73oSmOmUlxdlF6EprcvGJgu 6IR+ynVl0b7N2wi1RBGWrv5AqyLjQcocQ0TNhLxNpcWPonNRH2HPnecAvu0jRZgVPC1jckeHrob cCjH4sfgca4AcvUNHQfdVEzAHWmiM4rqp01eVDvMISKNclT9zKRgf1Lh4C3qnLk4mLJIUkKqtvR tI2+Wb3a5NfARGf2P5PtqsNEeATnCNKMGtw14UGQ/BPi8bFzIo7OoHuLQNV+9lXF31RxBbbY2i1 NR5gpeBNLVhaVv5bc0lGhYJg9jWItPbkPxiEHU2tMWDKTtjWavMF8pROFvSPGNUTXbfSJLmyPwk = X-Received: by 2002:a17:902:ccd2:b0:242:d4a4:bba1 with SMTP id d9443c01a7336-242d4a4bcc3mr20365225ad.30.1754733604629; Sat, 09 Aug 2025 03:00:04 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHZhff6fQ6+7IqKvsqZxiXZ1luTL0i0xHU9ilWAXrb/w8hSkrSgYMxl2NvJxbHAFEJQ1Jj/3g== X-Received: by 2002:a17:902:ccd2:b0:242:d4a4:bba1 with SMTP id d9443c01a7336-242d4a4bcc3mr20364905ad.30.1754733604138; Sat, 09 Aug 2025 03:00:04 -0700 (PDT) Received: from hu-krichai-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-241e899b783sm225962845ad.133.2025.08.09.02.59.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 09 Aug 2025 03:00:03 -0700 (PDT) From: Krishna Chaitanya Chundru Date: Sat, 09 Aug 2025 15:29:19 +0530 Subject: [PATCH 4/4] arm64: dts: qcom: sm8750: Add PCIe PHY and controller node Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250809-pakala-v1-4-abf1c416dbaa@oss.qualcomm.com> References: <20250809-pakala-v1-0-abf1c416dbaa@oss.qualcomm.com> In-Reply-To: <20250809-pakala-v1-0-abf1c416dbaa@oss.qualcomm.com> To: Vinod Koul , Kishon Vijay Abraham I , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Manivannan Sadhasivam , Bjorn Helgaas , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, quic_vbadigan@quicinc.com, quic_mrana@quicinc.com, Krishna Chaitanya Chundru X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1754733575; l=5708; i=krishna.chundru@oss.qualcomm.com; s=20230907; h=from:subject:message-id; bh=GpGvaCXgyV/HzzH3H2kGZzDRJpcu2NiuY/Il8jkwfI8=; b=4GGlUFFSmItIMt6I2GbZA5lOJbDl3EdfWvW8ROo42hcOiNwyEv0NwYwVhYrn7/9Uo7SQs/Nxl Jc+MkOUSjCdB4cfsTLw/8zCAYL+X/KfagxoH/4n4/XUabnkn0KW2Onn X-Developer-Key: i=krishna.chundru@oss.qualcomm.com; a=ed25519; pk=10CL2pdAKFyzyOHbfSWHCD0X0my7CXxj8gJScmn1FAg= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODA5MDAyMSBTYWx0ZWRfX8hSV+495TS6T d/T+yRfiITxmiRLK86njUWJA8TYwEWMkbvj6DglrZVHjjVwo/p15D5qPPBdo9xtB0fyhrAb3NTN UFaPHh200pWrDRzydJAipODV7vcKh8PyBggFzrMWAR5Vl7k4z/bJ9Qw8XSfP0sG+ZBQC0h32Eh+ 3T94+UgI8yYW5ncf3tLCima7RKwNERN75xvsLv433x6/q+I6oNWaV3oiG+jrcT113K7LInb7+Ce GSuO2H7/XQgtU9nNJEbrK533sACZBIoOXU13l0jQ9nY9PL+FizM63ZLgPU7//NImCzmchTaj0qg /9UyGWfer1u979ZZj42qE8/OHibhThl9ZsvpggonpAuhdzhi9TsHuVRpyyEk7kn8S5XT3Zk9Gtx anIYzx5J X-Authority-Analysis: v=2.4 cv=CbUI5Krl c=1 sm=1 tr=0 ts=68971c26 cx=c_pps a=JL+w9abYAAE89/QcEU+0QA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=EUspDBNiAAAA:8 a=hNZP5i6h11z2s_4BSHIA:9 a=nnkZQxyVfnTQnip0:21 a=QEXdDO2ut3YA:10 a=324X-CrmTo6CU4MGRt3R:22 X-Proofpoint-GUID: Fy5PggxfnuMJ6ITMY_DbBs2xKoRlzogY X-Proofpoint-ORIG-GUID: Fy5PggxfnuMJ6ITMY_DbBs2xKoRlzogY X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-09_03,2025-08-06_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 adultscore=0 phishscore=0 spamscore=0 priorityscore=1501 bulkscore=0 suspectscore=0 clxscore=1015 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508090021 Add PCIe controller and PHY nodes which supports data rates of 8GT/s and x2 lane. Signed-off-by: Krishna Chaitanya Chundru --- arch/arm64/boot/dts/qcom/sm8750.dtsi | 174 +++++++++++++++++++++++++++++++= +++- 1 file changed, 173 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/qcom/sm8750.dtsi b/arch/arm64/boot/dts/qco= m/sm8750.dtsi index 4643705021c6ca095a16d8d7cc3adac920b21e82..866c1eb8729953f6cb27c7cf995= a1a8d55140e40 100644 --- a/arch/arm64/boot/dts/qcom/sm8750.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8750.dtsi @@ -631,7 +631,7 @@ gcc: clock-controller@100000 { clocks =3D <&bi_tcxo_div2>, <0>, <&sleep_clk>, - <0>, + <&pcie0_phy>, <0>, <0>, <0>, @@ -3304,6 +3304,178 @@ gic_its: msi-controller@16040000 { }; }; =20 + pcie0: pcie@1c00000 { + device_type =3D "pci"; + compatible =3D "qcom,pcie-sm8750", "qcom,pcie-sm8550"; + reg =3D <0 0x01c00000 0 0x3000>, + <0 0x40000000 0 0xf1d>, + <0 0x40000f20 0 0xa8>, + <0 0x40001000 0 0x1000>, + <0 0x40100000 0 0x100000>; + reg-names =3D "parf", "dbi", "elbi", "atu", "config"; + + interrupts =3D , + , + , + , + , + , + , + , + ; + interrupt-names =3D "msi0", + "msi1", + "msi2", + "msi3", + "msi4", + "msi5", + "msi6", + "msi7", + "global"; + + clocks =3D <&gcc GCC_PCIE_0_AUX_CLK>, + <&gcc GCC_PCIE_0_CFG_AHB_CLK>, + <&gcc GCC_PCIE_0_MSTR_AXI_CLK>, + <&gcc GCC_PCIE_0_SLV_AXI_CLK>, + <&gcc GCC_PCIE_0_SLV_Q2A_AXI_CLK>, + <&gcc GCC_DDRSS_PCIE_SF_QTB_CLK>, + <&gcc GCC_AGGRE_NOC_PCIE_AXI_CLK>, + <&gcc GCC_CNOC_PCIE_SF_AXI_CLK>; + clock-names =3D "aux", + "cfg", + "bus_master", + "bus_slave", + "slave_q2a", + "ddrss_sf_tbu", + "noc_aggr", + "cnoc_sf_axi"; + + resets =3D <&gcc GCC_PCIE_0_BCR>; + reset-names =3D "pci"; + + interconnects =3D <&pcie_noc MASTER_PCIE_0 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS + &cnoc_main SLAVE_PCIE_0 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "pcie-mem", + "cpu-pcie"; + + power-domains =3D <&gcc GCC_PCIE_0_GDSC>; + + iommu-map =3D <0 &apps_smmu 0x1400 0x1>, + <0x100 &apps_smmu 0x1401 0x1>; + + interrupt-map =3D <0 0 0 1 &intc 0 0 0 149 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 2 &intc 0 0 0 150 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 3 &intc 0 0 0 151 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 4 &intc 0 0 0 152 IRQ_TYPE_LEVEL_HIGH>; + interrupt-map-mask =3D <0 0 0 0x7>; + #interrupt-cells =3D <1>; + + msi-map =3D <0x0 &gic_its 0x1400 0x1>, + <0x100 &gic_its 0x1401 0x1>; + msi-map-mask =3D <0xff00>; + + linux,pci-domain =3D <0>; + num-lanes =3D <2>; + bus-range =3D <0 0xff>; + + phys =3D <&pcie0_phy>; + phy-names =3D "pciephy"; + + #address-cells =3D <3>; + #size-cells =3D <2>; + ranges =3D <0x01000000 0 0x00000000 0 0x40200000 0 0x100000>, + <0x02000000 0 0x60300000 0 0x40300000 0 0x3d00000>; + + dma-coherent; + + operating-points-v2 =3D <&pcie0_opp_table>; + + status =3D "disabled"; + + pcie0_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + /* GEN 1 x1 */ + opp-2500000 { + opp-hz =3D /bits/ 64 <2500000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + opp-peak-kBps =3D <250000 1>; + }; + + /* GEN 1 x2 and GEN 2 x1 */ + opp-5000000 { + opp-hz =3D /bits/ 64 <5000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + opp-peak-kBps =3D <500000 1>; + }; + + /* GEN 2 x2 */ + opp-10000000 { + opp-hz =3D /bits/ 64 <10000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + opp-peak-kBps =3D <1000000 1>; + }; + + /* GEN 3 x1 */ + opp-8000000 { + opp-hz =3D /bits/ 64 <8000000>; + required-opps =3D <&rpmhpd_opp_nom>; + opp-peak-kBps =3D <984500 1>; + }; + + /* GEN 3 x2 */ + opp-16000000 { + opp-hz =3D /bits/ 64 <16000000>; + required-opps =3D <&rpmhpd_opp_nom>; + opp-peak-kBps =3D <1969000 1>; + }; + + }; + + pcieport0: pcie@0 { + device_type =3D "pci"; + reg =3D <0x0 0x0 0x0 0x0 0x0>; + bus-range =3D <0x01 0xff>; + + #address-cells =3D <3>; + #size-cells =3D <2>; + ranges; + }; + }; + + pcie0_phy: phy@1c06000 { + compatible =3D "qcom,sm8750-qmp-gen3x2-pcie-phy"; + reg =3D <0 0x01c06000 0 0x2000>; + + clocks =3D <&gcc GCC_PCIE_0_AUX_CLK>, + <&gcc GCC_PCIE_0_CFG_AHB_CLK>, + <&tcsrcc TCSR_PCIE_0_CLKREF_EN>, + <&gcc GCC_PCIE_0_PHY_RCHNG_CLK>, + <&gcc GCC_PCIE_0_PIPE_CLK>; + clock-names =3D "aux", + "cfg_ahb", + "ref", + "rchng", + "pipe"; + + assigned-clocks =3D <&gcc GCC_PCIE_0_PHY_RCHNG_CLK>; + assigned-clock-rates =3D <100000000>; + + resets =3D <&gcc GCC_PCIE_0_PHY_BCR>; + reset-names =3D "phy"; + + power-domains =3D <&gcc GCC_PCIE_0_PHY_GDSC>; + + #clock-cells =3D <0>; + clock-output-names =3D "pcie0_pipe_clk"; + + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + ufs_mem_phy: phy@1d80000 { compatible =3D "qcom,sm8750-qmp-ufs-phy"; reg =3D <0x0 0x01d80000 0x0 0x2000>; --=20 2.34.1