From nobody Sun Oct 5 03:36:54 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D8B832797BD for ; Sat, 9 Aug 2025 08:34:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754728444; cv=none; b=rE2tSTE4MZ5VpIVnPxtGWlwE9E7qKkdtNyLEnjjpSmBdUuktYsuis/M8Lx615ZZi1lgMGoY6xFJbNOEbaEWZBPlew9mqNVoX/uaBHRAKv1NGSr/Qsn0ZndOlBq+4ot36qsH8J5BdliMQAtUrFgE2TaefNB6i/xYfqkkECHsbdqA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754728444; c=relaxed/simple; bh=d48/C5oLUka5zAtODxq9StYs/l7s2f/Mtt/RsfxEURo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Ommz5MQByH+s8NE/Z0bvENiVFNH7tTOhLxj7DIaXg9KDQhSQQVTJN6gplcEMeXqbFYkUdnhHfkJ+Z68piqvjBzPtx5ZjN7mmQZRIcD9NNFZo/s9ntFcBTYG18CSPx+y7A9q0f1UOYbwj36Zbm6lBOVNFYawJhfxrAhjHkB4OsYw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=nMbhVHQh; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="nMbhVHQh" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5793V7SP002617 for ; Sat, 9 Aug 2025 08:34:02 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= VyXYRLJzDKBZ11ZVF0ZtjEW2r8lFG8npoaFqtCmnxaw=; b=nMbhVHQhq8jI5CRp 7yUt+mqcmsSLef65JrnmWBNO7DIIe/iXwpsU2bd7plPrO051N3wO1Fy4g1Y9i237 V16xl/4kmgtbX4XZu/dhXavIt6WvbQirQ4/tMXuIjlMb5IHGUUZg8uSnOI+M3fec OT/9rjC1sfDbC93NmggK2905T0GnLhcfHK0ESMCSTfWHafIcLdCIx8gJiLFjOb4Q ogfOms8YUwjJCVs+fp4TJ0x5JNrQiFAdSSyP/pKj96CIufCxkDWvlKI1g2PIiVWX RCz41py0D8qwXDDocQO3oog/7OoDDpjNWMbZ8ejnksDNlqIT6PNh8GQoUsLwQhap 5KUVPg== Received: from mail-qt1-f198.google.com (mail-qt1-f198.google.com [209.85.160.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48dw9sgetv-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Sat, 09 Aug 2025 08:34:01 +0000 (GMT) Received: by mail-qt1-f198.google.com with SMTP id d75a77b69052e-4af210c5cf3so110713921cf.1 for ; Sat, 09 Aug 2025 01:34:01 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1754728440; x=1755333240; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=VyXYRLJzDKBZ11ZVF0ZtjEW2r8lFG8npoaFqtCmnxaw=; b=kNWWo+PxzYRIOdbxkBc79z/o/Tg0ECwYnnzUpKxVwJoZeB/3Ji1DzagQxdw3N481/H 33j3e5oBskB/S2BT8wQyX4S1Ks6fVm9UInMf7CmMkoSxIS2qAUaZ8c1wfRd5Tc9fEzqk S9vaEIAnKH3Iq4Kch5fWkU6G25ZzeGY2hlecHfKBBeUxWdawfbkrEOWHy4B54YaOBRJx jhjCc0ouqfoKTVJkBXrYXfRIZsaeFja4q92oHXBTqnJ+pgnb+iPieg8nAgV1RA5DJcYa 1YL5Pz0v50fq04eNsm/17S9MJoe7vi2hoMeaysV0MfuR4+5oD/oaUwFI/fUVn7zbmO3O CvsQ== X-Forwarded-Encrypted: i=1; AJvYcCWI7ML3ZI2/Jrus5pANdtLmFeoIRcVn6+LUMFoKI0JBAKiQt2RLU9N/ai9N9W15OEirGRMQllLbn7J0YuM=@vger.kernel.org X-Gm-Message-State: AOJu0Yx9m8RFe8nHuQ2rC+oaOI0QzIOpj1q7gNHWbiN8UTR2CQdHAob0 v9Fy30Joojq2qve0X6k8jO7jCcprvtWi9q7ASSkKKNKxw9Tnd8ieFwmCf98fQwkNUYK9xQRED2v XqJm9ZhBN/1q9rsKoYhVYvgl4nlk+B9BT+fd5KppIM6D8VTAETjih0lW7r1MI36BnGnY= X-Gm-Gg: ASbGnct5HEvx0jMZ4exnzu+Mw0tyOClsAqPGfIyXsEKC3u0LBFaCqgEkfYWfmZplI+C qF1OdHh1Ap2jT/qZFOzkbsAJ0pHNunLp2+SuRmfJ2AYB5EH/ak2+mREKAH5XdNlx9t6c81AvYSf 0/V2TFcz6tbyx3mfAdE5VqvU7zJG2rUdGI2QFQ75xT41vEHogBdby6DKteSHALN+pUwoD76R/gw rtmdMpcSD8Tn64jYkBNiHK98rsOW2H7SS+84OoLZl+f6Y33PzN+Vri+RdJy2UNRrf66Wg/27jhp SEr7zghZeC2jgRFwKG2gkecwq1h0mTgHxQsJIzZ35FJDbmoSs8D7YrUyq7E2aSfHnHomNXEicGp UwiYefD4vcpYdwwun4feIwNr+zCZ/3a+movK9PQ/PvvUKu0b4yfLo X-Received: by 2002:ac8:574c:0:b0:4b0:7b0a:2a48 with SMTP id d75a77b69052e-4b0aee54906mr100495881cf.56.1754728440501; Sat, 09 Aug 2025 01:34:00 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGn/NnXSPgAnPNiZQ/pbt34Ubwax9v+///1C+g1FSm/0KIGAfDfUO5MlDxi/4Fchku48X0j1A== X-Received: by 2002:ac8:574c:0:b0:4b0:7b0a:2a48 with SMTP id d75a77b69052e-4b0aee54906mr100495691cf.56.1754728440012; Sat, 09 Aug 2025 01:34:00 -0700 (PDT) Received: from umbar.lan (2001-14ba-a0c3-3a00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a0c3:3a00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-55b88c99078sm3268166e87.102.2025.08.09.01.33.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 09 Aug 2025 01:33:58 -0700 (PDT) From: Dmitry Baryshkov Date: Sat, 09 Aug 2025 11:33:52 +0300 Subject: [PATCH v4 1/6] dt-bindings: display/msm: dp-controller: allow eDP for SA8775P Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250809-dp_mst_bindings-v4-1-bb316e638284@oss.qualcomm.com> References: <20250809-dp_mst_bindings-v4-0-bb316e638284@oss.qualcomm.com> In-Reply-To: <20250809-dp_mst_bindings-v4-0-bb316e638284@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kuogee Hsieh , Abel Vesa , Mahadevan , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1543; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=d48/C5oLUka5zAtODxq9StYs/l7s2f/Mtt/RsfxEURo=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBolwfzl5BuaDrbT6HWXVPwy0irjYqtk03FHP9tH ozEaGP1IfSJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaJcH8wAKCRCLPIo+Aiko 1YtGB/wO+YGdbSiT/sAaWpH4F7MPaKpOP6u5ombiMKD1jY1fO0NYnKDviwkkqiOPLWRRVrFEmRE +Piqxk9P0ZAslUYqub7LSouPvPX/tZFgd6fScO2IF3Qcco4tmLdBxCgmKpWqtqmy4ALY2aYg63G nytaNqcw0Cdz2zBz0VNm8bwKZofITv0fyMcJrfQghHBzITnRW74DTBJgWg89tHY69TMRzRzsRMT B29nt87RjXF9BbuWLzKdKogbhVGl2xrE2xk/jhUcPYtH/heblHz74nSPSAnC70RJ8Vi5BInpJzy ScdtcH3nxrSSZEXrJ48+NCv0THnInCInWC8xqVYPfO3t+0kP X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Authority-Analysis: v=2.4 cv=J+Wq7BnS c=1 sm=1 tr=0 ts=689707f9 cx=c_pps a=mPf7EqFMSY9/WdsSgAYMbA==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=iBDq5nSyD7x731avtJAA:9 a=QEXdDO2ut3YA:10 a=dawVfQjAaf238kedN5IG:22 X-Proofpoint-ORIG-GUID: JzLbFd-GayjOQtzRXsSKcvqbdywl-nnM X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODA5MDAxNSBTYWx0ZWRfX2TY6Gg1DRqKv 0tneeHWywGEeDQN4sM3Rhwm6u/kCJGs1qsLtD0J2AMVrDhhov3KF7M3zU4p/Db+TacvNm/xqbja rPj8rlSDUaLNfzBv1/JfhrpJIueNGL7GpNVfUdhXYl41hRdD/TPpSDfwpAAVozHMw15OBeOQ/1c nQYPq+Qo2Uj8FuoAgVvQ80ytmYKSn8JwFV1Gj0RAcuKNMZG0COQ6HC9WN7Hc1dm5nyNCVVL4Y4/ vIiXvt5EU2ZOsEkySJWkPk1HOeWKmxRbs+YlL5g2yaF2REpqaj4dWi8aKOA6hiQQrp3nwS51M0+ BNDaxfR8HLGzkk2SNGvJ8Gyrtv3WzVzzXZZDnrAyNYQULGD74kiv9z15br7e4ctTgPHCZRWgtOa 1mQeBYuj X-Proofpoint-GUID: JzLbFd-GayjOQtzRXsSKcvqbdywl-nnM X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-09_02,2025-08-06_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 adultscore=0 malwarescore=0 impostorscore=0 bulkscore=0 phishscore=0 suspectscore=0 spamscore=0 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508090015 On Qualcomm SA8775P the DP controller might be driving either a DisplayPort or a eDP sink (depending on the PHY that is tied to the controller). Reflect that in the schema. Acked-by: Rob Herring (Arm) Signed-off-by: Dmitry Baryshkov --- .../bindings/display/msm/dp-controller.yaml | 25 ++++++++++++++++--= ---- 1 file changed, 19 insertions(+), 6 deletions(-) diff --git a/Documentation/devicetree/bindings/display/msm/dp-controller.ya= ml b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml index 9923b065323bbab99de5079b674a0317f3074373..aed3bafa67e3c24d2a876acd296= 60378b367603a 100644 --- a/Documentation/devicetree/bindings/display/msm/dp-controller.yaml +++ b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml @@ -174,12 +174,25 @@ allOf: properties: "#sound-dai-cells": false else: - properties: - aux-bus: false - reg: - minItems: 5 - required: - - "#sound-dai-cells" + if: + properties: + compatible: + contains: + enum: + - qcom,sa8775p-dp + then: + oneOf: + - required: + - aux-bus + - required: + - "#sound-dai-cells" + else: + properties: + aux-bus: false + reg: + minItems: 5 + required: + - "#sound-dai-cells" =20 additionalProperties: false =20 --=20 2.39.5 From nobody Sun Oct 5 03:36:54 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 60A12265CDD for ; Sat, 9 Aug 2025 08:34:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754728445; cv=none; b=JZkFlybw0D+1Ytctu1DNgvz9uTvgpS4AsajwTgeV3TROmn27SopCDiIsRABgYcJuiuHXSE7wqEivtcyIXYL8osxXusOpU+kIDYZt2LQ5rsPgvOF+iZfSWa4Gwwiys1idGhsRdrjl/SNpKlGZpZB5cPgeEF0MhTpFToEuCLtzJSs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754728445; c=relaxed/simple; bh=cH9mFD81gjvWgXR9gnN/Va1aF7qgFbqJRVc2CfvcnWk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=RQhghaNtc/l1L7WyFF0UefkExl9ySZgTDIUzigI0zJ+N6pFqY/rpNzxsX9wDo9bn+tE3szFpkKB77NZbHTXEgipKx5rUqO1hP7uQHh0+nNk6JkETdEeufxish2Bj8JSd5B4K4FGOMCSf12PFi5PlnzXMY1pau/Ge+TYGOKeTDFk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=AD3yxyqu; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="AD3yxyqu" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5793ZC6c013381 for ; Sat, 9 Aug 2025 08:34:03 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= cxfuy14u1nD4xI/i3c1nKgU2lIEUsDht3WPVHTU7Mno=; b=AD3yxyquwP1uFabh TGxA2LNS+njOoqMl35MUrGXiZ2pCWfcFTjiPji3yNVoOB8E0R5g4CdWYHgT3duWr KCkWnTe7dpj21WcFPS4WTK+iSs6cZNCNeSaU4xSwsdcyw3WTITeJjaY32JNQEFlX Z/oO3XJMsFCTR0QVwaEo83Itkfbs6UrAaQrY82OVIuivGdBXVy0I85cJh2wtRSaE KZDitMxICUKFAjj7Nvs6yAExrVxSy0ndi5P56+vv/VMhsg2bNxuTvs5PaU1KJ48Q FPDXFA7t+ziJi8gX5nd4kgwQE2UVbwI2qDR1z3eY0MzITbsjHrfLczKZFcfU7obW s5Uuwg== Received: from mail-qk1-f199.google.com (mail-qk1-f199.google.com [209.85.222.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48dxj40b3m-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Sat, 09 Aug 2025 08:34:03 +0000 (GMT) Received: by mail-qk1-f199.google.com with SMTP id af79cd13be357-7e686308729so701364585a.3 for ; Sat, 09 Aug 2025 01:34:03 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1754728442; x=1755333242; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=cxfuy14u1nD4xI/i3c1nKgU2lIEUsDht3WPVHTU7Mno=; b=Udmbd6o/wjKlqP5IlWpBYIMvTQWq8etfyX0CJxFa+6POAgyF8nYe7gcHrMHXaw82Cu lxLv5CR/LoEsAmNasH5rlEj54WEKPWRGDwyDAtPTRxFsfsuROP/KtvXDgxazLuvZp/DR YF7t7buEJGpFVSwZ0GBzAKC86gmS0+jEvoUah4DSvtjkpF+kk4P7es+PwzS7hGuEkivx zP0hNHDBCPpWdDcFRc1mJANIXbD/P+OiQ6izi6t0p9qCNJXL6FO3wcqsopkNLm7a/51D qLShil2QQaakVB5h7q3j+iYTcFA2oorxCnFdd13X6goizWQnxWX6qYJo44+0N0LvVz5Q ka3g== X-Forwarded-Encrypted: i=1; AJvYcCXUimdj1txHjD34nshgHfv+9SfvnCoi0tFO8XgxKBkkXtgHUUzXvERsXPJSp3fTKbG6lksuhGw5+XGa55A=@vger.kernel.org X-Gm-Message-State: AOJu0YyajLfZRjtQEfGJbpPDEfk9eN/BcR7M2wwrxjv1AmGpM5uxews1 l7EltYK11LEOIaGGw/b7qBHEpECpWVyziYXOnLt7tPA31Fb5dS9RRqx4SPi+918bmc9LO/LpUaF qbhrND3oLGi1eL6PXw1D2CDlx12lsG86Rin7kEymWOlTuQACltqBRofTA8zlEk6u6Az4= X-Gm-Gg: ASbGncu+EJUxbm9z0RQHVAoFtbxW38T3Zx/eMpXe8WREG7zfUuKZc4UvJOf9aLh180V MrxMloOWuB1Bh0dd5QRJXcx7ER/VacJBzNKEO8UJYARIuGHycQrxPYFly7TemZ8y6YJYxof/xfY pOHKnod4zM5S4G/WdTrFjsaePIJL3qgoN6G1H4ZWIxQQjwtt9ONb3hLvTTdfglY0i1jmIZrNLHw p+MidePQcKBNsCGdKBnOmgWI4JDAoTH8jDP5QcwsDTEJ+8qf6L2GCGfNT1s/rvcvhFAoZZ43O9u oV5oAsFPLuRDQCdHzJejQuGspJ2Oun8SYuhYQY2Z8J1+iyFBvEgMaxbdfpFOgdV3LL0dysLHKtx ZmJX0IhkKIlMJxAoMK4djxUwYFpt0XbLYLGGY0225J6yf/lRXs9CB X-Received: by 2002:a05:620a:ac06:b0:7e3:460a:a90 with SMTP id af79cd13be357-7e82c6a7bd0mr923016185a.28.1754728442122; Sat, 09 Aug 2025 01:34:02 -0700 (PDT) X-Google-Smtp-Source: AGHT+IH/n9eSGH3YW6fEMmHip0Qcvr9RZrfIXk0CDWrNNpteBC2vjmKnlIyVvB4nA9KO5IfYmcr80w== X-Received: by 2002:a05:620a:ac06:b0:7e3:460a:a90 with SMTP id af79cd13be357-7e82c6a7bd0mr923012385a.28.1754728441654; Sat, 09 Aug 2025 01:34:01 -0700 (PDT) Received: from umbar.lan (2001-14ba-a0c3-3a00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a0c3:3a00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-55b88c99078sm3268166e87.102.2025.08.09.01.34.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 09 Aug 2025 01:34:00 -0700 (PDT) From: Dmitry Baryshkov Date: Sat, 09 Aug 2025 11:33:53 +0300 Subject: [PATCH v4 2/6] dt-bindings: display/msm: qcom,x1e80100-mdss: correct DP addresses Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250809-dp_mst_bindings-v4-2-bb316e638284@oss.qualcomm.com> References: <20250809-dp_mst_bindings-v4-0-bb316e638284@oss.qualcomm.com> In-Reply-To: <20250809-dp_mst_bindings-v4-0-bb316e638284@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kuogee Hsieh , Abel Vesa , Mahadevan , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , Abhinav Kumar X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1755; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=NXtQ3bomvI5JzHf8G2204y7/eJt5cmkeL6NKDMpr9gg=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBolwf0hkKuweP/CdMP6B7vrf+thq0QX9XqRhZKZ NkMwSEJ0uKJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaJcH9AAKCRCLPIo+Aiko 1TPCB/972cV7KvtYTwIYjb8O6Xz+V9IwlaAu7GBJzOX0It0UuUU5jAb3vX17nSDCrJ8xsClvk7U lOcaS9r5jm8C3s3LTR2oAjlxxqwE4chNHCAFsZzoNTBNWHJQZItpJSHDOWp+OYzaeNTeNBLLyZg 4IuGu96fiAoZZTweZF/+sYIhnTgzeDDtHPYusw+eNHxB/LR9mqpFokeGbZSG9gBIJnm+Dvp7uDM mNRVSo2wxC3VCLmhkySaogOqgYJFBEs2Hibgp1UxQkZURLndrDB1oPVYduguZZSVB4pGXId0rT5 ObCu6d8pjRKXmX6qfQe3pX+negO9CjCPIl5OhTuzrL17uSOv X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODA5MDAyNyBTYWx0ZWRfXwAUVhWzTWkbA 5a42uZ55w/5E3IxQ7hSB43GZ920vaMDyU+wspylzEgERoEC77bLznbTpzQxmASTKKbVnYiPTDLH cuF5ta65fkkyjVQlcvpOiwrkv/QFBm13dVYTOomII6frqOIrjDvjsD8iC1Euez5ByNXHGBJViIi SRrZkkXhKs3cGdcthLqgyfSihU5/QMhl3lzxNGlDqCRKBnNdB0MsEnznVpr7P+U8QDFOJ3LhEtn feeR7mEQ6mPz4rAThfopasigCraW8vkc9YDOwgsW5JiE4d08XjItzM+v5UUDHVCpaiaAYuAlT4Z TRyfXwJDczhzTY5Ctpy0Eopu2bQ/nyttv3GOvv8LLq36Tec1necg8xdK57bfBxWthejDueL3MIG rr6nT0dF X-Authority-Analysis: v=2.4 cv=fvDcZE4f c=1 sm=1 tr=0 ts=689707fb cx=c_pps a=HLyN3IcIa5EE8TELMZ618Q==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=COk6AnOGAAAA:8 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=fvGZ3mk3BhhUN7shqj8A:9 a=QEXdDO2ut3YA:10 a=bTQJ7kPSJx9SKPbeHEYW:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: iFYoMcWhkIVFBM48jRdx2v4VEN26CRLs X-Proofpoint-GUID: iFYoMcWhkIVFBM48jRdx2v4VEN26CRLs X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-09_02,2025-08-06_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 adultscore=0 priorityscore=1501 spamscore=0 suspectscore=0 clxscore=1015 phishscore=0 bulkscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508090027 From: Abhinav Kumar Fix c&p error and correct example to use 32-bit addressing (as the rest of the example DT does) instead of 64-bit (as the platform does). It got unnoticed before since DP controller node wasn't validated against DT schema because of the missing compatible. Fixes: 81de267367d4 ("dt-bindings: display/msm: Document MDSS on X1E80100") Signed-off-by: Abhinav Kumar Reviewed-by: Rob Herring (Arm) Signed-off-by: Jessica Zhang Signed-off-by: Dmitry Baryshkov --- .../devicetree/bindings/display/msm/qcom,x1e80100-mdss.yaml | 10 +++++-= ---- 1 file changed, 5 insertions(+), 5 deletions(-) diff --git a/Documentation/devicetree/bindings/display/msm/qcom,x1e80100-md= ss.yaml b/Documentation/devicetree/bindings/display/msm/qcom,x1e80100-mdss.= yaml index 3b01a0e473332c331be36f7983fb8012652a8412..e35230a864379c195600ff67820= d6a39b6f73ef4 100644 --- a/Documentation/devicetree/bindings/display/msm/qcom,x1e80100-mdss.yaml +++ b/Documentation/devicetree/bindings/display/msm/qcom,x1e80100-mdss.yaml @@ -170,11 +170,11 @@ examples: =20 displayport-controller@ae90000 { compatible =3D "qcom,x1e80100-dp"; - reg =3D <0 0xae90000 0 0x200>, - <0 0xae90200 0 0x200>, - <0 0xae90400 0 0x600>, - <0 0xae91000 0 0x400>, - <0 0xae91400 0 0x400>; + reg =3D <0xae90000 0x200>, + <0xae90200 0x200>, + <0xae90400 0x600>, + <0xae91000 0x400>, + <0xae91400 0x400>; =20 interrupt-parent =3D <&mdss>; interrupts =3D <12>; --=20 2.39.5 From nobody Sun Oct 5 03:36:54 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7956B27FD45 for ; Sat, 9 Aug 2025 08:34:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754728448; cv=none; b=Hz44ZJvImm5VPGNzGi1prPYmBajttGYKbvjs9khku8cXbI8U1IXZJk56IYyJQw+EuYFLm2NlBDvlLWeDgJwygVWWwL399OKy2eihm2YOAe0Mqb+vKs966+GxITANaNpsRFrunbEFPI6BKlHw/5cG9qB9dL99qamJihleEX+dpMk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754728448; c=relaxed/simple; bh=1Y7zY65rJYgQ8sY2gOOTnCadfQm7t9KbDktMxzdbFjc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=qhUrMP4/oWVqpi6d2vGUwzViXLidlTUlmsuVvq1Y7IZ/pIFTCs9ofibLa3ZxY4ipb4DEQqj2oAkEdVNtEenIjzGHk9R1nXAGOfL4oKPZ6cO8szAc4lovvXHQLZvERHzZSAH7JOCeU1RJS3YGjgN85HTR5z1YF9qUenwZPUMqbW0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=G9GwGara; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="G9GwGara" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5794dlIh009287 for ; Sat, 9 Aug 2025 08:34:07 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= wukwq66wPKvNOpEVoTlqCM/dX5GluHetZv+gB4FYahg=; b=G9GwGaraZ/Op0nXw 0zh7xI5yozxuNGwywTecJ/riIn228egTIbjUCc/RD/zp8tZSD04p9PsEXzzOCmjT +RY3OYjDYELTx8GIdvM8OKLgB4Wsul5l4XxLUuvSZurneQjXG8jqFiKQv7aPO3Fy fT8VatYlMmom6IVuJf2wKyWKaHsMqUuO6R1sZLd+ZJaD7ByNEd9nnAdmTkdHYOYM wABPMoTGl1DCcTsGbK9cVoJ5pA6biRKdMmkmFNkQAyAY+OIwoWDyF+ok4Mqy5631 b4kH5rPzmq+jshKeSsCGbb/Z7xDJ1PhqarMSzeylQICQYxdzWGqjXqQ30HLPGmI/ c2jxDw== Received: from mail-qt1-f198.google.com (mail-qt1-f198.google.com [209.85.160.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48dygm88th-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Sat, 09 Aug 2025 08:34:06 +0000 (GMT) Received: by mail-qt1-f198.google.com with SMTP id d75a77b69052e-4b096d8fc3bso65082531cf.2 for ; Sat, 09 Aug 2025 01:34:06 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1754728445; x=1755333245; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=wukwq66wPKvNOpEVoTlqCM/dX5GluHetZv+gB4FYahg=; b=NOoczipirs7yr4Ggz19+WzgL+/cni7R+uq6J0wE0kvEV/+mFT6v55g6OSIGYPAGxuf NbT70/htq14pg7hQ4TPVPQwbpyeuzz835i3VsuH8Rp7yEGFtBs6Bay1Eg+evU7Y4QEFW veYSeqPuCF6Q/Uxm+ONRsxogg6do0DBM/vVHGFHr4alxlbrts5dInvZpe/xgOyV7HIgC MON/yn66IN/xJxS7kGybl8qt0GjJgF3Qcb0TjenQ3js1zgWlMdisI4qyGIZ84nSkl+MS F5osqVIcWAQ2K2Y3NKSRN5TOQumX/Tze/3zdpVIDDql9g4Rodx+4LQ7YDm/JPfuxTWOe PP6Q== X-Forwarded-Encrypted: i=1; AJvYcCVgmMsh9DW8JVl2EGLhXdpd1WWMy1jukc4zbnUGI1IxXIuoMyXKWQg2tWDArXEb+JORe+bl4G63DPqhSws=@vger.kernel.org X-Gm-Message-State: AOJu0YwS7ZcffEetTqvd6jD4wWEJHygrxIqjMbsh2tW1XTIy9kJxHh0P 3KFrMoc+N8IZtE2qNyABAd16+ZPliTDaQkH4aFKtLsGlGYje3bToKzRrIPaqZi9C6dbKl2MUrBR ib1otZTY0xktztMcyh028Z2lvjI+zbAkgw80Qh7/gJcCSGDb8HlXfBr/eG7OOr4wI8hw= X-Gm-Gg: ASbGncsKJj6gl8vnQw46RJ4rOr/dOpelEN74UGNuje49kE7l2YBOYoL3quWdOEuGX1g VRtquE6UwGaQ7O9AMhzrJAAti7uVT+uS2lZzdgsHaUvM3kwzspuAoQq1bsGS2xlGBumaASnTJtd sY9GYZbLmjgyzNFjmpPt45CaP/zcYPlULsu5TF+CKTXrTriPlEv1BIC9r9+9B9+afz+iQKVYL/x j6V516I6Bgjg8XEt1jiBSCJcrmLGEMV59BG321VbqsMm6AQDn1rTKuoVL1bdVGRWmnypxKShfw0 sdf53mpwdr9g+RWqMVmO8s+4P0u0/wvWgdHpbCkTnTLeGLbff9XdHzMDeB53aYS+Vi7v2irYeWI XujWM/88+rOH2tgpD6JHWeT8aoPjFYFZDTImRZr8xFpnUy+EureeG X-Received: by 2002:a05:622a:1a26:b0:4b0:871a:1d29 with SMTP id d75a77b69052e-4b0aed40874mr94915701cf.23.1754728444753; Sat, 09 Aug 2025 01:34:04 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFig4RLdVa+ZKtVVWlKq4qwy4Mdk+4soSl8FgCqEL8l9Uc8hKFCmYGvSZPG/3ishEDqASv9uw== X-Received: by 2002:a05:622a:1a26:b0:4b0:871a:1d29 with SMTP id d75a77b69052e-4b0aed40874mr94915251cf.23.1754728444291; Sat, 09 Aug 2025 01:34:04 -0700 (PDT) Received: from umbar.lan (2001-14ba-a0c3-3a00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a0c3:3a00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-55b88c99078sm3268166e87.102.2025.08.09.01.34.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 09 Aug 2025 01:34:02 -0700 (PDT) From: Dmitry Baryshkov Date: Sat, 09 Aug 2025 11:33:54 +0300 Subject: [PATCH v4 3/6] dt-bindings: display/msm: dp-controller: add X1E80100 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250809-dp_mst_bindings-v4-3-bb316e638284@oss.qualcomm.com> References: <20250809-dp_mst_bindings-v4-0-bb316e638284@oss.qualcomm.com> In-Reply-To: <20250809-dp_mst_bindings-v4-0-bb316e638284@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kuogee Hsieh , Abel Vesa , Mahadevan , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , Abhinav Kumar X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1280; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=1DHFOJ/5Vedl1A10IE8+ZyGBBk+aXq5TcrqsRnBV7aw=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBolwf0KySR7b5nEafzqIH/w6XFWN5nSrXlVFTPu zpV2R/SmsmJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaJcH9AAKCRCLPIo+Aiko 1d74B/wLBzPtd5TN16CKun8cN+yKqM7XKe3lvESHvQ8ynyfNoHn2CFWTXxVgsxf6kOzCuuYZEwk U4siRD+S3q1ax07b8niuiEcC1bFAuvZ+x2e2UGJnkcip/ABE+g346Cq4711K8seCP4WT/47F0Ih eo/YMwLkL5YN7FTwCpai0BCighJaX7h1r1Krn6ZoBIUL0MlgPOqeMvbZ2q9WdTUpHnH0YKAosQh O7NB/nEzNgTA8sWUC24e6EMISlwAtmCCPWiHzhItkxdnAmi/lK+34OQSOhdIciDWozHs4I5ieHY A6hnaS2SU7P3o3tzqurhlD5EuBeq6qP/P7sFd+2QE4otzehv X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODA5MDAzNSBTYWx0ZWRfX4QzsdK5bn1rV x4XdiiceVVbiLS8HH19utb1aliIiWFqxq1aUp9er0T08Fu+A8baHzgdx7RoXWKdCBRbW5FQsOMf yFiQX57bV5SBmdzxSLYXtXCPZLHtyvx32354ockA9+7k+ZaURQ7XK1ih7S61+pDazQ3oeGlRTlV bsdrDkAxndTsLvdaR+Cimd/s4/bUA282gVPNMfc+y44YCuRJ1cridy/iMzUe3zb8kHHafbSAxmV PZC542TjDVGHyXDwAu9I3lkoJx85JRd7uRhb9mjmybxtkq5/Ga49x2DYViz2n+TBi3CXChnimx+ v9hezXG281CDQ/u5ZMu0uAuUk+iuwioTfsVbER0+GTAB8A4G8xVv0S3l2w/l/3wgeUQLJUtQNTX 6AtJGPIV X-Authority-Analysis: v=2.4 cv=FvMF/3rq c=1 sm=1 tr=0 ts=689707fe cx=c_pps a=mPf7EqFMSY9/WdsSgAYMbA==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=COk6AnOGAAAA:8 a=EUspDBNiAAAA:8 a=LXTjkAqqvG_e-hvHT3MA:9 a=QEXdDO2ut3YA:10 a=dawVfQjAaf238kedN5IG:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-GUID: 5C_lSrnsSinhX6a5sA2bBbF-p8udMYvZ X-Proofpoint-ORIG-GUID: 5C_lSrnsSinhX6a5sA2bBbF-p8udMYvZ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-09_02,2025-08-06_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 malwarescore=0 bulkscore=0 suspectscore=0 phishscore=0 clxscore=1015 impostorscore=0 spamscore=0 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508090035 From: Abhinav Kumar Add X1E80100 to the dp-controller bindings, it has DisplayPort controller similar to other platforms, but it uses its own compatible string. Signed-off-by: Abhinav Kumar Signed-off-by: Jessica Zhang Signed-off-by: Dmitry Baryshkov --- Documentation/devicetree/bindings/display/msm/dp-controller.yaml | 3 +++ 1 file changed, 3 insertions(+) diff --git a/Documentation/devicetree/bindings/display/msm/dp-controller.ya= ml b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml index aed3bafa67e3c24d2a876acd29660378b367603a..55e37ec74591af0a1329598f605= 9475926fdd64e 100644 --- a/Documentation/devicetree/bindings/display/msm/dp-controller.yaml +++ b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml @@ -29,6 +29,8 @@ properties: - qcom,sdm845-dp - qcom,sm8350-dp - qcom,sm8650-dp + - qcom,x1e80100-dp + - items: - enum: - qcom,sar2130p-dp @@ -180,6 +182,7 @@ allOf: contains: enum: - qcom,sa8775p-dp + - qcom,x1e80100-dp then: oneOf: - required: --=20 2.39.5 From nobody Sun Oct 5 03:36:54 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 03478280327 for ; Sat, 9 Aug 2025 08:34:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754728453; cv=none; b=X8rsd6zE/cyM1EM6rIKK3yCE30PSSc+k2MWgPbG7oOMrrzoQ/1nCiP4dUzQ/3siaJqWft8WC4ea/oXstJiLMPVqx4XXDDXSuOhZxFKrvu4L8Tq6d+gWjLENjkDpxqyUyikh2cTf7yQnMr6TYrX4X7WNycDIG+DM4muVcajT5yvE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754728453; c=relaxed/simple; bh=Y2ogXEDYHHH32US4rqwrs2C1gO2dNoRFZhWAu0HutnI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=XgeiC0KPwRt/+9z0bhiTFHxqj65qTvpJQqyFccCsb7KYB5j92EJRzRp6isOLj/g5asUyzYHU7gBtVX5R++Dr1aUL8xp5T7EWdBmf1rw7g++4uq9HXoiCHYaOHnIJBvoV7V/CLJGG6Q6xBEuS7U/cVOjRVp6wYM/vaENZqTP2R3A= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=W1ujCWNL; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="W1ujCWNL" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5794Bpih029641 for ; Sat, 9 Aug 2025 08:34:11 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 0noH+yy2UERIjrtWf5Izm7M0t2Ukl6cXD864r/H8zL0=; b=W1ujCWNL3lsMnAur 4iZbhjWF6Er8Td52ISK4x37YPIryNw3NBgcRn/WQnU6hNORUuaFXIWl2/2GzdILc VIp/1tnd1nH9nGdW9Lez+GNzzroQrnR2s/a9GBKEpOCxKEkKtPl3K3K01SqxiWTX yR2RPuBOufH2c5puaPOoBfun9rUs9JA70+jsEaF0kJIz30TEKbkikSrHYKQwd+Pm dnNIu4h2nEXtHkdhedWvuesUBF/Lw1ejMjay40yRdMvM+P6vcpK3WP20f8tcU15z 8tmZ26BET/ISWQ2FpmaMoy0z+5DHkxYswrbpVnO524SCjbvIYmUF/drFbQ0U+Ipf Od0mxw== Received: from mail-qt1-f197.google.com (mail-qt1-f197.google.com [209.85.160.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48dy3g09q7-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Sat, 09 Aug 2025 08:34:11 +0000 (GMT) Received: by mail-qt1-f197.google.com with SMTP id d75a77b69052e-4b0b507d014so20952361cf.2 for ; Sat, 09 Aug 2025 01:34:11 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1754728449; x=1755333249; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=0noH+yy2UERIjrtWf5Izm7M0t2Ukl6cXD864r/H8zL0=; b=QDOjOe/zxg1xmCKdvnhYyGOAd5mN/UJkNINDzRLAgPem+G00TE3dlOKRVRLPARni0i lbxd+UcD00tZxv158lt4D/HLr2g9P9egef4qmLcJtamEMB8U8FiM5UZLvY1SEGUfWXCm tBH6ccEddozBn6cS/QyXftwdaovel6y+OIyh9ZRvMfqjBG7YoKIA4eWSW7jvwTFA3vI2 rKw9j0WKeoIy5vSh8s6kdAD/uEH4Ly3jStLfKURWXyWcxvuPPRgx1/ZjixyI9IbdLaRX vniimSsrbAK6yR+55m/LQBEfFxue9tNddcXPdc/xdvQYrDQo5jz7PMzSBjKHsph93Kvy KveA== X-Forwarded-Encrypted: i=1; AJvYcCUdhH3Dk5zzHVhKmmTpMoOYeA8IwZ2LeJvwOxTIoALkX//z3QpNVYfmLZJZX7M+c2yySX7yPsx0wcDFUi0=@vger.kernel.org X-Gm-Message-State: AOJu0YxpviGpOLYZH4svs6ZPf07WovXKw6jKg725nK79oEICzeDz6k95 Rp4MNirl1uwNaC/250YrbzwbBCoDIRJxgvZCjLAncHxeKbMTC1SAEwu2aoe0s+VFe0Wp37OkyvC c0ynmxZd8xchpEx/RndkDjOHSzvhydUtzO3j1sZZ5F/XnNWHj1QlIoS67sOqzWn1F8fE= X-Gm-Gg: ASbGncvzeDNTwKVA1H9O4CSwsF5jRDNEN06KwhHZjPGbNLBP2f82AA3UybaicgtMAVI t4+A+DJ+ZhPLz3a3yVYM1Hn9sjbfVFAZFa0WlFA7t7rtijD1y90/BbEXKV2BwAPBuRdXKTqlc/F 2bbfH0kJBvJHd9C4u+T2YzHmDXbUIkh+jbvTelgDqSvALaWn5oCHuDO+MNX/j5TIJ1g+pM1r6ND wVDQ37aBD4tto3obv3gCpV6m3kCxz4fE7XHdPGfMFEcOzsYauYlEtVr02ZgSWmGoEYwfxCcvwZA Ibzf+3zqpg/8ZOOH9LdihlGKLhhVJjb4uYt18InSVyl4czOjvUqL4ir6s7dTOwt1V7KfqBP86v4 mDqTaivjlAnBr11gKLhXDtV2ngRvXNmQtTUFJcfasKdpZY0mjePp+ X-Received: by 2002:ac8:598a:0:b0:4b0:6965:dd97 with SMTP id d75a77b69052e-4b0aed46000mr62114941cf.44.1754728449231; Sat, 09 Aug 2025 01:34:09 -0700 (PDT) X-Google-Smtp-Source: AGHT+IF7Ab4avSwq1zZ5d2YBZYLBo3nOHk9zflP4onqWeB1kJHzKmCxLZZa6pyaayGdxAMVuH3MvJQ== X-Received: by 2002:ac8:598a:0:b0:4b0:6965:dd97 with SMTP id d75a77b69052e-4b0aed46000mr62114791cf.44.1754728448780; Sat, 09 Aug 2025 01:34:08 -0700 (PDT) Received: from umbar.lan (2001-14ba-a0c3-3a00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a0c3:3a00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-55b88c99078sm3268166e87.102.2025.08.09.01.34.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 09 Aug 2025 01:34:04 -0700 (PDT) From: Dmitry Baryshkov Date: Sat, 09 Aug 2025 11:33:55 +0300 Subject: [PATCH v4 4/6] dt-bindings: display/msm: drop assigned-clock-parents for dp controller Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250809-dp_mst_bindings-v4-4-bb316e638284@oss.qualcomm.com> References: <20250809-dp_mst_bindings-v4-0-bb316e638284@oss.qualcomm.com> In-Reply-To: <20250809-dp_mst_bindings-v4-0-bb316e638284@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kuogee Hsieh , Abel Vesa , Mahadevan , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , Abhinav Kumar , Krzysztof Kozlowski X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1583; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=rRhj4oU1JzHT8f9jk9qa6uf5IjtK4GGvxWKFr60GaGk=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBolwf0g4u3a1NCs2Pi954EIn8pKAWuyUrvgWY4u 8s5Au3R/ZeJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaJcH9AAKCRCLPIo+Aiko 1eLiB/4ji4EZcId3I+Gipm7fUItEaEkdL4jBiSVpgDbR58hgGaGfh+rgg1iUC2K1H2n77wSd8Qr SVc9HGNGyoO+RsgWs2Q7TnCVDiYvrZUQnkVc2p9Nd9vNYCrpW87YySLDDgKLZ4bn8BDwb2nwefE ffzgcvATuCl1rekKNCxLWqIKz5PUxhd0rTjRXQgcaMpRDZ24nximOaUERVaE8jgKNGqy4nlXPe4 PHmMFyHM5RlrJhBRvveyw+dPfy+4nluaTtsx3GrtM9qhNowxjd2B4f+K+Bs9fCSSwbTBJFKzuzQ klbUlOK1fCXVmzkHriccIeMu1IBi+WdzUkpz5G3GGtC0O0CN X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Authority-Analysis: v=2.4 cv=X4lSKHTe c=1 sm=1 tr=0 ts=68970803 cx=c_pps a=EVbN6Ke/fEF3bsl7X48z0g==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=COk6AnOGAAAA:8 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=VjVaSBsDX57WhQYIrYsA:9 a=QEXdDO2ut3YA:10 a=a_PwQJl-kcHnX1M80qC6:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODA5MDAzMSBTYWx0ZWRfX/TryDETcdQwy Y7VO9/hvUqqiIoP6+VBe8jxlUsk4JRqoYLCPxsezYk20O3Q8kbr7F/rFyk/De7c3XD2grX0FxT1 UPetHEvzUQOaHAOfkPm3D8mnQ8GclaAAwJzsLECxH4az3T+vz+Z+CcnaRKA+lc92rehb0PwtqAU ex/4l2wrU9HnOlPQzobDViezCQYPdG4fwCmQljO/4XOu5+ZNnzD+gD+6GueZfPve6xgoTj+aBdl JP1TIb6Z3xFcawrQ8n90aTClz9HzDBkhZhKeP/kkhoThwfqzrjpt6RGRt32/hdbBz9X7Nq6iRpE 4H4qD+7eSimMCW9BO2d1+02Fhor54QlwpKUUiVU0uocoBFwtO0i/wgTVbhmu1n1hu8xaM1P5Al1 E+8TCNnt X-Proofpoint-GUID: QQycAVpf_FzAeKRLJXXH3CsTAMbYC4RA X-Proofpoint-ORIG-GUID: QQycAVpf_FzAeKRLJXXH3CsTAMbYC4RA X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-09_02,2025-08-06_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 priorityscore=1501 clxscore=1015 malwarescore=0 adultscore=0 spamscore=0 bulkscore=0 suspectscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508090031 From: Abhinav Kumar DP controller schema documents assigned-clocks and assigned-clock-parents. However these assignments should not be a part of the ABI: there are no actual requirements on the order of the assignments, MST cases require different number of clocks to be assigned, etc. Instead of fixing up the documentation, drop the assigned-clock-parents and assigned-clocks from the bindings. The generic clock/clock.yaml already covers these properties. Suggested-by: Krzysztof Kozlowski Signed-off-by: Abhinav Kumar Signed-off-by: Jessica Zhang Signed-off-by: Dmitry Baryshkov --- .../devicetree/bindings/display/msm/dp-controller.yaml | 10 ------= ---- 1 file changed, 10 deletions(-) diff --git a/Documentation/devicetree/bindings/display/msm/dp-controller.ya= ml b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml index 55e37ec74591af0a1329598f6059475926fdd64e..352824c245224d7b5e096770684= 795625fc9f146 100644 --- a/Documentation/devicetree/bindings/display/msm/dp-controller.yaml +++ b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml @@ -73,16 +73,6 @@ properties: - const: ctrl_link_iface - const: stream_pixel =20 - assigned-clocks: - items: - - description: link clock source - - description: pixel clock source - - assigned-clock-parents: - items: - - description: phy 0 parent - - description: phy 1 parent - phys: maxItems: 1 =20 --=20 2.39.5 From nobody Sun Oct 5 03:36:54 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id ADE7E280CC1 for ; Sat, 9 Aug 2025 08:34:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754728460; cv=none; b=Fv/sNzAktVIyDtxHOhMwgdg+FBtfWzfoMIZJ46H153ZhOgCo6odPcksEU5Sa4GJ7iXXw3M38nIBrmbNMRMkco0Hopn0r/WGcbg9G37T4NTYzeRRnSNaIlax8AqTuDVk2I29OEZthQxzPRAODDfHoXjbiFFfef0CbOSolKccSDtM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754728460; c=relaxed/simple; bh=QH9bEyRbTgQr/SMtP9uL6CI/xPFqXWvcCxc4003YFY0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=puPaPkuiq4sfyPR892742G77QviBcBjBCBsT9M/bG1bUd84heB5HPu4/WaHJTdH+9/Io5LQgOla0DOak60c1rYqN4P6w3FMAyefJM4WIoxk9XysZrN+U6T4I1BwwmqOX4YYOtnefgiLQ2f17EmUMThyBRTKorlUwIkl3i4fhfRQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=GcrdEFS2; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="GcrdEFS2" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5793Z3df012611 for ; Sat, 9 Aug 2025 08:34:18 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= E3trp5QopP1lAPE08Rxz4pqQidjVa3JjOfwrhzJqniw=; b=GcrdEFS2qFFViL1g M5Q1DP7GX6tuYbRPfEugaXlmvz+bC6fzBhJwEr/fvzIYVulrUJ8UxA5rw4iFM+Uk kuDQ3lNiOoqWNwrGDQw6BAUQEGAHjEFEr4rjKkyODD/29f7AcJdEON80b1xNOEaq fPi6fTSMDME+V9G2lywgNRMTh3irv7zOg1lBE7XN7IQG9uzJjALn/RLjR2l2WDBz JK+kFgOFMDvJWW34qnDeXfZdhtgy9pMA6pt9/YaZuQCkQkt4H8MEu1Y0SA96i3zO eIlXsWaF5RfLyJZOPl15FQXaic3iWjIm7kPjzMFfZUYYs1AzLE06lYWt1RrCRm9R YYoDDw== Received: from mail-qt1-f198.google.com (mail-qt1-f198.google.com [209.85.160.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48dxj40b4r-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Sat, 09 Aug 2025 08:34:18 +0000 (GMT) Received: by mail-qt1-f198.google.com with SMTP id d75a77b69052e-4b0791a8e8dso81339701cf.2 for ; Sat, 09 Aug 2025 01:34:17 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1754728454; x=1755333254; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=E3trp5QopP1lAPE08Rxz4pqQidjVa3JjOfwrhzJqniw=; b=NIDGFiAWQD0/cvAdaUz7nkfTWc/mEutPCV69+Ezeb2MbaPQ6KvsfeiTm1/8uMQ+9BO Fs0P3sxXqy8UKJ7kgI5Qj/kdLXbXpx9/+rOe0v40ozADM25L6Y32PGOrk1BlHFPAc3yF a3VppHygSFdEA+qFe8NPddwc8581AYvs7IFdbhwSNWmru+GOzWvlrX1dqNyBbv7GenpP 1pYY+0dCqf3D+B1eL8lpSiliF2K4nGAXSKQaJrMljw2J1UMcMDXHt+L8kC9K53B/JB56 pSF7l0y7drpZV+xYcy+Bt0zMyAdnJ9mTbWXGzk/7IQj6xPeQkQ9TBKPxfTRblERY4J0X j9/Q== X-Forwarded-Encrypted: i=1; AJvYcCUykqWYXhnzMf9URJGC4TF9RCMp1xT5gbOSQNWAyiu7LWojgtvRWM5n/aQQAAwic7suUP6Oy0+VxW98mrQ=@vger.kernel.org X-Gm-Message-State: AOJu0YxcqdiIxYVOc+6EjbshS59h4gwrC5ckjcepouFAYrOdbI6yuCAK gHKuEtbEM+bmaI8pnPxgJY3T/iFH8Fz3LbZ9BJM2+bMEYucGAQ7DgV0eXUw4XdZ217w7p9Onpzg kmkD1gWEwiEdgrEyXi6h/0eAvip36zkmBBxkybcz05j3a/+sF/f8xuqNtSr7WGeBLM1c= X-Gm-Gg: ASbGncvhyESo6v9MSU+pDyVSSnJnHiDor4tr3fvAD4X3fdEH4yovcLjCA6pKzLldate 7iwE1VeDKwHENF1OokjSx5R21CTjRCDdO1yh+9FKZBpqU7jGezUl3m1uoUFIHt87MVC+ZmFUgra b0sgJE9TupCqtW5zN1XtovNFkaI4VDF1ZdjrWat+wj3jAA6otCza+rcGWyJooH6L8xFtBg5AojF d7SMX94lWd2dfU/1gXuIOdZ3kD4gfQ+DRVUxm40es261GK0mAgQwHug8vcq7THOC4nX0CHnR2s/ YgtPJFsVE/Qq19DUNvB5nGLq++K+upXqKvXmvGcg7gED5TtrH0ZdTmkyWn5ODZrc0H+tLWkIrYD NH6YTEF6tnKYyswS/rZQaHfpT/v+rR1izmcsbaFC5P7PpkgbGStFt X-Received: by 2002:a05:622a:28f:b0:4b0:86b4:251a with SMTP id d75a77b69052e-4b0aec8cdd9mr83983511cf.25.1754728453600; Sat, 09 Aug 2025 01:34:13 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGyCVZKSBHC54JdM5p58f1S5MyswhdGCal7GFylGg6435Jt7NqmdsgKodNFmS0caxCzIEusvQ== X-Received: by 2002:a05:622a:28f:b0:4b0:86b4:251a with SMTP id d75a77b69052e-4b0aec8cdd9mr83983291cf.25.1754728453106; Sat, 09 Aug 2025 01:34:13 -0700 (PDT) Received: from umbar.lan (2001-14ba-a0c3-3a00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a0c3:3a00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-55b88c99078sm3268166e87.102.2025.08.09.01.34.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 09 Aug 2025 01:34:09 -0700 (PDT) From: Dmitry Baryshkov Date: Sat, 09 Aug 2025 11:33:56 +0300 Subject: [PATCH v4 5/6] dt-bindings: display/msm: add stream pixel clock bindings for MST Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250809-dp_mst_bindings-v4-5-bb316e638284@oss.qualcomm.com> References: <20250809-dp_mst_bindings-v4-0-bb316e638284@oss.qualcomm.com> In-Reply-To: <20250809-dp_mst_bindings-v4-0-bb316e638284@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kuogee Hsieh , Abel Vesa , Mahadevan , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , Abhinav Kumar X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=11374; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=hGc7fsj26Xga3qWRP+i8elMb6OQNsJgXKaSRfZLzYug=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBolwf0KI+oF4eOEW8yL11+SMTWknHyvnAzGAJNd MqeGrmMpCWJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaJcH9AAKCRCLPIo+Aiko 1UUrB/9jkpj+O3jNlxE+6MFnrVWv9baLIm5rhTNRw44C2CRZjwPI1qKnuOGqWnmTQyBtPdjYLDq CWTJrAv21OoBkOh9mlelwnSl9Ea7LxlsUCZn4+lH0IUyHi9ktIXcTi75ijvWKV98iSNJ0NTdOjn qY5I+X2ObQKYXRxrWyaZVTBtBsCHnkRiXbuPP0wimrqUp5S69oRo3dJqzK1U7MUj9HA4RwHxnFv CGhXuZ453goAQof+KEVxG7Xlr5jzLF+INB42oBwLMRITHp0uuhIuhVKzEVE2s3rSeud4tE0BXzU YDgxm8/x8Lu6KMjOjRKlPNBYtpS1RtuOWWrUMfZdj9GK3J8n X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODA5MDAyNyBTYWx0ZWRfXzyLbjef53o/J T/dbHSxtu9ARS68XtNyQtiRZ/vqNaDD903If7EMDCJ/IdBOaqW7P6zC7c498D7F+pYOSP5+jKSn 0OFNVDUxcKfBn3MwlRt8DTSqQlwsv+pg4PLR22adSNtRCug/gxwMoIoviaYH2JYOixG0PTJczkG 3jYcuSrgfSZwLMVB2LQpUuQ3ZsjDfmCK2o7RwvlUbesCyMHwkm0sDP81q4ksPEDmtCLDeEpLF+R 62eCEZRrukkZzSclnxJzBkKreeVCJUs0tP3X6ogOQ8jn6gKTT7q5acZcRL+de/4E5GQ1nc9l1LX CG7Chsi32src+T+wfRw/+24cwEbjWsGgjvnhtI//pnN+uATWbBWR2USiUZBY5EoRnDfkCxqxIAF nhV7GDAK X-Authority-Analysis: v=2.4 cv=fvDcZE4f c=1 sm=1 tr=0 ts=6897080a cx=c_pps a=mPf7EqFMSY9/WdsSgAYMbA==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=COk6AnOGAAAA:8 a=EUspDBNiAAAA:8 a=oIdPugyScH22JW1vPx4A:9 a=QEXdDO2ut3YA:10 a=dawVfQjAaf238kedN5IG:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: _CQQp6TJj7Ozna4jDFFDeVYF9Tpd5tq2 X-Proofpoint-GUID: _CQQp6TJj7Ozna4jDFFDeVYF9Tpd5tq2 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-09_02,2025-08-06_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 adultscore=0 priorityscore=1501 spamscore=0 suspectscore=0 clxscore=1015 phishscore=0 bulkscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508090027 From: Abhinav Kumar On a vast majority of Qualcomm chipsets DisplayPort controller can support several MST streams (up to 4x). To support MST these chipsets use up to 4 stream pixel clocks for the DisplayPort controller. Expand corresponding clock bindings for these platforms and fix example schema files to follow updated bindings. Note: On chipsets that do support MST, the number of streams supported can vary between controllers. For example, SA8775P supports 4 MST streams on mdss_dp0 but only 2 streams on mdss_dp1. Note2: SC7280 requires changes to the clock controller bindings. Corresponding patchset will be posted separately. Signed-off-by: Abhinav Kumar Signed-off-by: Jessica Zhang Signed-off-by: Dmitry Baryshkov --- .../bindings/display/msm/dp-controller.yaml | 73 ++++++++++++++++++= +++- .../bindings/display/msm/qcom,sa8775p-mdss.yaml | 20 ++++-- .../bindings/display/msm/qcom,sar2130p-mdss.yaml | 10 ++- .../bindings/display/msm/qcom,sm8750-mdss.yaml | 10 ++- .../bindings/display/msm/qcom,x1e80100-mdss.yaml | 10 ++- 5 files changed, 109 insertions(+), 14 deletions(-) diff --git a/Documentation/devicetree/bindings/display/msm/dp-controller.ya= ml b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml index 352824c245224d7b5e096770684795625fc9f146..0a6f5920565efb31da4cf23d6c8= 795556471e9bb 100644 --- a/Documentation/devicetree/bindings/display/msm/dp-controller.yaml +++ b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml @@ -58,20 +58,28 @@ properties: maxItems: 1 =20 clocks: + minItems: 5 items: - description: AHB clock to enable register access - description: Display Port AUX clock - description: Display Port Link clock - description: Link interface clock between DP and PHY - - description: Display Port Pixel clock + - description: Display Port stream 0 Pixel clock + - description: Display Port stream 1 Pixel clock + - description: Display Port stream 2 Pixel clock + - description: Display Port stream 3 Pixel clock =20 clock-names: + minItems: 5 items: - const: core_iface - const: core_aux - const: ctrl_link - const: ctrl_link_iface - const: stream_pixel + - const: stream_1_pixel + - const: stream_2_pixel + - const: stream_3_pixel =20 phys: maxItems: 1 @@ -187,6 +195,69 @@ allOf: required: - "#sound-dai-cells" =20 + - if: + properties: + compatible: + contains: + enum: + - qcom,sc7180-dp + # temporal until clock driver is updated + - qcom,sc7280-dp + - qcom,sc7280-edp + - qcom,sc8180x-edp + - qcom,sc8280xp-edp + - qcom,sm6350-dp + then: + properties: + clocks: + minItems: 5 + maxItems: 5 + else: + if: + properties: + compatible: + contains: + enum: + # some of SA8775P DP controllers support 4 streams MST, + # others just 2 streams MST + - qcom,sa8775p-dp + then: + oneOf: + - properties: + clocks: + minItems: 8 + maxItems: 8 + - properties: + clocks: + minItems: 6 + maxItems: 6 + else: + if: + properties: + compatible: + contains: + enum: + # on these platforms some DP controllers support 2 strea= ms + # MST, others are SST only + - qcom,sc8280xp-dp + - qcom,x1e80100-dp + then: + oneOf: + - properties: + clocks: + minItems: 6 + maxItems: 6 + - properties: + clocks: + minItems: 5 + maxItems: 5 + else: + properties: + clocks: + minItems: 6 + maxItems: 6 + + additionalProperties: false =20 examples: diff --git a/Documentation/devicetree/bindings/display/msm/qcom,sa8775p-mds= s.yaml b/Documentation/devicetree/bindings/display/msm/qcom,sa8775p-mdss.ya= ml index 1053b3bc49086185d17c7c18d56fb4caf98c2eda..2ca7a12bb4bcb4316107c5f5dfc= 69b0f9959c3a0 100644 --- a/Documentation/devicetree/bindings/display/msm/qcom,sa8775p-mdss.yaml +++ b/Documentation/devicetree/bindings/display/msm/qcom,sa8775p-mdss.yaml @@ -384,16 +384,28 @@ examples: <&dispcc_dptx0_aux_clk>, <&dispcc_dptx0_link_clk>, <&dispcc_dptx0_link_intf_clk>, - <&dispcc_dptx0_pixel0_clk>; + <&dispcc_dptx0_pixel0_clk>, + <&dispcc_dptx0_pixel1_clk>, + <&dispcc_dptx0_pixel2_clk>, + <&dispcc_dptx0_pixel3_clk>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel", + "stream_2_pixel", + "stream_3_pixel"; =20 assigned-clocks =3D <&dispcc_mdss_dptx0_link_clk_src>, - <&dispcc_mdss_dptx0_pixel0_clk_src>; - assigned-clock-parents =3D <&mdss0_dp0_phy 0>, <&mdss0_dp0_phy= 1>; + <&dispcc_mdss_dptx0_pixel0_clk_src>, + <&dispcc_mdss_dptx0_pixel1_clk_src>, + <&dispcc_mdss_dptx0_pixel2_clk_src>, + <&dispcc_mdss_dptx0_pixel3_clk_src>; + assigned-clock-parents =3D <&mdss0_dp0_phy 0>, + <&mdss0_dp0_phy 1>, + <&mdss0_dp0_phy 1>, + <&mdss0_dp0_phy 1>; =20 phys =3D <&mdss0_dp0_phy>; phy-names =3D "dp"; diff --git a/Documentation/devicetree/bindings/display/msm/qcom,sar2130p-md= ss.yaml b/Documentation/devicetree/bindings/display/msm/qcom,sar2130p-mdss.= yaml index 870144b53cec9d3e0892276e14b49b745d021879..44c1bb9e41094197b2a6855c0d9= 92fda8c1240a4 100644 --- a/Documentation/devicetree/bindings/display/msm/qcom,sar2130p-mdss.yaml +++ b/Documentation/devicetree/bindings/display/msm/qcom,sar2130p-mdss.yaml @@ -207,16 +207,20 @@ examples: <&dispcc_disp_cc_mdss_dptx0_aux_clk>, <&dispcc_disp_cc_mdss_dptx0_link_clk>, <&dispcc_disp_cc_mdss_dptx0_link_intf_clk>, - <&dispcc_disp_cc_mdss_dptx0_pixel0_clk>; + <&dispcc_disp_cc_mdss_dptx0_pixel0_clk>, + <&dispcc_disp_cc_mdss_dptx0_pixel1_clk>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc_disp_cc_mdss_dptx0_link_clk_src>, - <&dispcc_disp_cc_mdss_dptx0_pixel0_clk_src>; + <&dispcc_disp_cc_mdss_dptx0_pixel0_clk_src>, + <&dispcc_disp_cc_mdss_dptx0_pixel1_clk_src>; assigned-clock-parents =3D <&usb_dp_qmpphy_QMP_USB43DP_DP_LINK= _CLK>, + <&usb_dp_qmpphy_QMP_USB43DP_DP_VCO_DI= V_CLK>, <&usb_dp_qmpphy_QMP_USB43DP_DP_VCO_DI= V_CLK>; =20 phys =3D <&usb_dp_qmpphy QMP_USB43DP_DP_PHY>; diff --git a/Documentation/devicetree/bindings/display/msm/qcom,sm8750-mdss= .yaml b/Documentation/devicetree/bindings/display/msm/qcom,sm8750-mdss.yaml index 72c70edc1fb01c61f8aad24fdb58bfb4f62a6e34..4151f475f3bc36a584493722db2= 07a3dd5f96eed 100644 --- a/Documentation/devicetree/bindings/display/msm/qcom,sm8750-mdss.yaml +++ b/Documentation/devicetree/bindings/display/msm/qcom,sm8750-mdss.yaml @@ -401,16 +401,20 @@ examples: <&disp_cc_mdss_dptx0_aux_clk>, <&disp_cc_mdss_dptx0_link_clk>, <&disp_cc_mdss_dptx0_link_intf_clk>, - <&disp_cc_mdss_dptx0_pixel0_clk>; + <&disp_cc_mdss_dptx0_pixel0_clk>, + <&disp_cc_mdss_dptx0_pixel1_clk>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&disp_cc_mdss_dptx0_link_clk_src>, - <&disp_cc_mdss_dptx0_pixel0_clk_src>; + <&disp_cc_mdss_dptx0_pixel0_clk_src>, + <&disp_cc_mdss_dptx0_pixel1_clk_src>; assigned-clock-parents =3D <&usb_dp_qmpphy QMP_USB43DP_DP_= LINK_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VC= O_DIV_CLK>, <&usb_dp_qmpphy QMP_USB43DP_DP_VC= O_DIV_CLK>; =20 operating-points-v2 =3D <&dp_opp_table>; diff --git a/Documentation/devicetree/bindings/display/msm/qcom,x1e80100-md= ss.yaml b/Documentation/devicetree/bindings/display/msm/qcom,x1e80100-mdss.= yaml index e35230a864379c195600ff67820d6a39b6f73ef4..8d698a2e055a88b6485606d9708= e488e6bc82341 100644 --- a/Documentation/devicetree/bindings/display/msm/qcom,x1e80100-mdss.yaml +++ b/Documentation/devicetree/bindings/display/msm/qcom,x1e80100-mdss.yaml @@ -183,15 +183,19 @@ examples: <&dispcc_dptx0_aux_clk>, <&dispcc_dptx0_link_clk>, <&dispcc_dptx0_link_intf_clk>, - <&dispcc_dptx0_pixel0_clk>; + <&dispcc_dptx0_pixel0_clk>, + <&dispcc_dptx0_pixel1_clk>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc_mdss_dptx0_link_clk_src>, - <&dispcc_mdss_dptx0_pixel0_clk_src>; + <&dispcc_mdss_dptx0_pixel0_clk_src>, + <&dispcc_mdss_dptx0_pixel1_clk_src>; assigned-clock-parents =3D <&usb_1_ss0_qmpphy QMP_USB43DP_DP_L= INK_CLK>, + <&usb_1_ss0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_1_ss0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 operating-points-v2 =3D <&mdss_dp0_opp_table>; --=20 2.39.5 From nobody Sun Oct 5 03:36:54 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A0199280CF6 for ; Sat, 9 Aug 2025 08:34:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754728462; cv=none; b=fCNfbGePmS7Yg7dxQTuhWO8Sqt360qrsDxEWmKLPVdZkZQMermeBajYfzL7JoHSBaM67rAXhOQMDfhoOajQC2BuCIDexIcEVENcwoLmaQxVLu1GBSIXeIS6bzwK96RtJThdclSNt7AfEv3o9/z6iWKeGuGt9ljJ1qZlDBbonvH0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754728462; c=relaxed/simple; bh=YfiVGEud20vU8esoZtyj0me/DjvqG2/Tlpw0/CyKgHk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=tHPbpLIBL21BG429N6XXKKGh1gI56Pz89sutj6qPV5NLF/JqLdO8H+NR4/69c/p1NJNosX8wi98f43Ugqte+/p/qobK0lU5H6w5W6Osb3vwPHkbFkifHa1FYCDJJiJQNw5iY+ethW1ZJPxYIkARozNWquOQLLCaGgJFrtH0Refc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=DHI1ylL/; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="DHI1ylL/" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5794BqB6029745 for ; Sat, 9 Aug 2025 08:34:20 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= tHOzaiCC5F8i8lHg3dFjNbOd7YZhTe1TcbaS/7DwHXM=; b=DHI1ylL/uaF28GmB C94lsUAsh5JYqE/yxFDKl9tRhuVHy6YqnZXco6Ko/O3MHKJiutOw66XD72BakQix WYprBswCxB/+y8JjW0ATMU7bISjTif4lC4VileJ1wCe/1M75bhVdozy9P31HkobS fIH0DvFfv06E6+E9AXM79yNR90l27QQaSdjmUu8yxryc4hUFXLYp6xUj04fexMau kUaAMHDONkT2MvH8XfZuXem7U88w9S7pGzQS4rRw4hXbp+WrKy7U9+jp91x43yjs d5vpzZ+r3Ozk8/mmMwqqTCPDnmpv9w5Kh6dbvwgIgnKMlSOPgqcZ0FD4C5O3TC4K uhtlJw== Received: from mail-qt1-f199.google.com (mail-qt1-f199.google.com [209.85.160.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48dy3g09rb-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Sat, 09 Aug 2025 08:34:19 +0000 (GMT) Received: by mail-qt1-f199.google.com with SMTP id d75a77b69052e-4b06228c36aso38576821cf.1 for ; Sat, 09 Aug 2025 01:34:19 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1754728458; x=1755333258; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=tHOzaiCC5F8i8lHg3dFjNbOd7YZhTe1TcbaS/7DwHXM=; b=uCzEz3sDSFYJV6nTRbqoXgaOeC4N8cRLvO70XzQ42miIWpWt1xb4M0qvUx2f8fW+yL 02vufi7+bTjz3hrcoU+GM4cv5CLYvKMv4F0k7MZSU1+UiFaynj8U8Fg8rw7sFQ9dIJ9A d2w9N7DF1N1Hn+mrpnagI+uwrEfM+tyqvhTozDtu/kGN2ofGVImEYauFJ0h1jfW2F1eK Pc1brYs8IniVq4acHYxEfhx8JFBExpL5BHLp1SDHIvg5uIUsU+g4HDej8pydg/h5VYcU UX7OJ4S5YR3uiWNtFsnZNEpxwQUMfYX7ORem58D5ZTz7OEbSXNnLCSOifQrn90bvEWyb 4qlQ== X-Forwarded-Encrypted: i=1; AJvYcCXAjhpMaI5px7Mw7O7jk+DFCb4PB+PRTbjtqmrdqXteUR5YYBJjDuggTXPAkjDmCn+icoOZEsHuTb5neYI=@vger.kernel.org X-Gm-Message-State: AOJu0Yx9uqGn32R3xuuvMxnBgUpmBmOHN+37Hj5k0pBEv4cS2uD3mpuh /SXuAZHzR1sG0ZloHGXciWM+AJ9yN4OMvEnxVaZeEsZ+U2UMxvgGCdg+Ybr37Aw/hg35NBcf5Pj CPyHqr35QCzrEPXs06CXs+CAlVwwOsqpGqp3pVcqyxSsy4R70jTTLI/9+dKjnezAy6VM= X-Gm-Gg: ASbGncsuj7yGOqDk4TAtT/Ssc6JFoFrUOijuC/TZ4zDAaEhgnOQjabWrYvgUtim+hik NJVgn3bRl/U9a/a+aOGWtuQf7O2iBfo6JM2eFVP1YWBVMhZUVfP+9a31ehYFwYwvgPfDai4jXLA x5t/xaVPt0TPY04cnOrEuvLl5AIJm2ZnVIdKSZiz/EyI5stYkG8Naw9b2lQoaY4SRz5ucs8OmAN 3B9bWPKCPmoW6NYASJ9CAQdJND5jS34xVDn3OoFnkKMjKYrlm9S86/hQklNVpsyrhp8Pg+hPEMV +4Es8FHbtO+7ln6h81NsIaW0uxyIZjRi8DweZoT0wSpmrFk9vfx8ApNMtSH26h1uRZR6KY329Df YAdxHpY9x4RpBtEKn6MNsRtLJyHugEhVOxERJD84NO/diAyl3nTxs X-Received: by 2002:a05:622a:13cf:b0:4af:1547:4513 with SMTP id d75a77b69052e-4b0aee629e8mr77324981cf.58.1754728458158; Sat, 09 Aug 2025 01:34:18 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFPRKMoihFya0R/88dPZM/Ya/YpBLYC1QFY2794iF4MD25Q949eD1Dn+KHq+zWgAtAjsvuFZQ== X-Received: by 2002:a05:622a:13cf:b0:4af:1547:4513 with SMTP id d75a77b69052e-4b0aee629e8mr77324511cf.58.1754728457484; Sat, 09 Aug 2025 01:34:17 -0700 (PDT) Received: from umbar.lan (2001-14ba-a0c3-3a00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a0c3:3a00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-55b88c99078sm3268166e87.102.2025.08.09.01.34.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 09 Aug 2025 01:34:13 -0700 (PDT) From: Dmitry Baryshkov Date: Sat, 09 Aug 2025 11:33:57 +0300 Subject: [PATCH v4 6/6] arm64: dts: qcom: Add MST pixel streams for displayport Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250809-dp_mst_bindings-v4-6-bb316e638284@oss.qualcomm.com> References: <20250809-dp_mst_bindings-v4-0-bb316e638284@oss.qualcomm.com> In-Reply-To: <20250809-dp_mst_bindings-v4-0-bb316e638284@oss.qualcomm.com> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kuogee Hsieh , Abel Vesa , Mahadevan , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=27554; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=bWogejo2vi3gl352VZRFqEcGv8m7/EBOIvPZdPXNKdI=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBolwf0fDH3B+CwaGnvUFGc4QgbTzbjCn6FC3HRY w6vA0A65yGJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaJcH9AAKCRCLPIo+Aiko 1eT5CACaNOdE8n868rtgAThxdh9Rpl+RBe1vJrE+Hpb+COB6msJv8JfMLyAOLj5/j3GP8mvGU7b z6vnWazLFAqRI/qVeskuCfidxsUs50CcTZ9hxE4e0qY2jBFKDYCNwBnn9M1rpA4NwFdg8q7F6S3 cnYA5t5CvV12fFDbR9pJoxpqnyFxafr3dm2p9kf4Ft7Z6/QrmMqtS65ow2tYC9TmlZdt9c44prQ Zk01QFpbjq0QbgA68nk3MN9kJV8rUsgBmEcvRTvWPsijYp+xYgBu8VFkiutY4b64WG4tNols9hV KidOOyyGjAHJoC0lHbEL9NXjU05mdehcMY7aCi+iP1inoQwD X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Authority-Analysis: v=2.4 cv=X4lSKHTe c=1 sm=1 tr=0 ts=6897080b cx=c_pps a=WeENfcodrlLV9YRTxbY/uA==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=EUspDBNiAAAA:8 a=GeKaIpM8acZGkCD96n0A:9 a=QEXdDO2ut3YA:10 a=kacYvNCVWA4VmyqE58fU:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODA5MDAzMSBTYWx0ZWRfX0gAfzHBzDel8 Qvo4Klvx62n3LY1hczA0Ze7pxCNoZOmMGvShf0FhcbCNrFgov0/Mf/3CD8ysPKapmt0r46N/JZ4 wC5xdJSSxZDs56gfTYoXwZ4aXNUsukb+u63jjYm6Oia+N8rVbk+e+rYSuM0JXF5L8+BnV8dDt4z xq72x0zKGsya1BPXoeWa2b9pziu7btpC9M3akU/Dj5e3PJTxYSkS75giH/+ScfSFn6rMCIZTVxL 2BIs8E0+v8l/ydKK+kO9hyXJ0wp6evnUtNs0yq2Vysg2KjecS6C7I62DtX5yyjmP0T9f7pS4eTU +T63PNo11OO5177b7NmvEitABO2FDcsWb/mVhSJrbinFD08ckj/QLV4TZ5v5vajhVsNuD/DKgoN L0W3pPGp X-Proofpoint-GUID: _TTixhPkhbWRnPIWWbOIE4Z0fx2lyIcT X-Proofpoint-ORIG-GUID: _TTixhPkhbWRnPIWWbOIE4Z0fx2lyIcT X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-09_02,2025-08-06_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 priorityscore=1501 clxscore=1015 malwarescore=0 adultscore=0 spamscore=0 bulkscore=0 suspectscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508090031 From: Jessica Zhang Update Qualcomm DT files in order to declare extra stream pixel clocks used on these platforms to support DisplayPort MST. Note: SC7280 isn't udpated since it requires clock controller changes. Signed-off-by: Jessica Zhang Signed-off-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/sa8775p.dtsi | 34 ++++++++++++---- arch/arm64/boot/dts/qcom/sar2130p.dtsi | 10 +++-- arch/arm64/boot/dts/qcom/sc8180x.dtsi | 20 +++++++--- arch/arm64/boot/dts/qcom/sc8280xp.dtsi | 72 +++++++++++++++++++++++-------= ---- arch/arm64/boot/dts/qcom/sdm845.dtsi | 15 +++++-- arch/arm64/boot/dts/qcom/sm8150.dtsi | 10 +++-- arch/arm64/boot/dts/qcom/sm8250.dtsi | 10 +++-- arch/arm64/boot/dts/qcom/sm8350.dtsi | 10 +++-- arch/arm64/boot/dts/qcom/sm8450.dtsi | 10 +++-- arch/arm64/boot/dts/qcom/sm8550.dtsi | 10 +++-- arch/arm64/boot/dts/qcom/sm8650.dtsi | 10 +++-- arch/arm64/boot/dts/qcom/x1e80100.dtsi | 30 +++++++++----- 12 files changed, 171 insertions(+), 70 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sa8775p.dtsi b/arch/arm64/boot/dts/qc= om/sa8775p.dtsi index 9997a29901f57d7894dc1eacb6a809caa427c6c4..74d08c5a320aaf685b6337ef481= ed45f5453a5d2 100644 --- a/arch/arm64/boot/dts/qcom/sa8775p.dtsi +++ b/arch/arm64/boot/dts/qcom/sa8775p.dtsi @@ -4691,15 +4691,28 @@ mdss0_dp0: displayport-controller@af54000 { <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_AUX_CLK>, <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_LINK_CLK>, <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, - <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL0_CLK>; + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL1_CLK>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL2_CLK>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL3_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel", + "stream_2_pixel", + "stream_3_pixel"; assigned-clocks =3D <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, - <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>; - assigned-clock-parents =3D <&mdss0_dp0_phy 0>, <&mdss0_dp0_phy 1>; + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL2_CLK_SRC>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX0_PIXEL3_CLK_SRC>; + assigned-clock-parents =3D <&mdss0_dp0_phy 0>, + <&mdss0_dp0_phy 1>, + <&mdss0_dp0_phy 1>, + <&mdss0_dp0_phy 1>, + <&mdss0_dp0_phy 1>; phys =3D <&mdss0_dp0_phy>; phy-names =3D "dp"; =20 @@ -4770,15 +4783,20 @@ mdss0_dp1: displayport-controller@af5c000 { <&dispcc0 MDSS_DISP_CC_MDSS_DPTX1_AUX_CLK>, <&dispcc0 MDSS_DISP_CC_MDSS_DPTX1_LINK_CLK>, <&dispcc0 MDSS_DISP_CC_MDSS_DPTX1_LINK_INTF_CLK>, - <&dispcc0 MDSS_DISP_CC_MDSS_DPTX1_PIXEL0_CLK>; + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX1_PIXEL0_CLK>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX1_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; assigned-clocks =3D <&dispcc0 MDSS_DISP_CC_MDSS_DPTX1_LINK_CLK_SRC>, - <&dispcc0 MDSS_DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC>; - assigned-clock-parents =3D <&mdss0_dp1_phy 0>, <&mdss0_dp1_phy 1>; + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC>, + <&dispcc0 MDSS_DISP_CC_MDSS_DPTX1_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&mdss0_dp1_phy 0>, + <&mdss0_dp1_phy 1>, + <&mdss0_dp1_phy 1>; phys =3D <&mdss0_dp1_phy>; phy-names =3D "dp"; =20 diff --git a/arch/arm64/boot/dts/qcom/sar2130p.dtsi b/arch/arm64/boot/dts/q= com/sar2130p.dtsi index 38f7869616ff01ece3799ced15c39375d629e364..62bd535d7f14bed10fae329b20a= c97cb63f3761b 100644 --- a/arch/arm64/boot/dts/qcom/sar2130p.dtsi +++ b/arch/arm64/boot/dts/qcom/sar2130p.dtsi @@ -2144,16 +2144,20 @@ mdss_dp0: displayport-controller@ae90000 { <&dispcc DISP_CC_MDSS_DPTX0_AUX_CLK>, <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK>, <&dispcc DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, - <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>; + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, - <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>; + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_dp_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 phys =3D <&usb_dp_qmpphy QMP_USB43DP_DP_PHY>; diff --git a/arch/arm64/boot/dts/qcom/sc8180x.dtsi b/arch/arm64/boot/dts/qc= om/sc8180x.dtsi index f4f1d6a11960c69055d001a34e893e696ae5ce77..48353f70878d57c4e61b33c6f4c= 147379e4ea4d0 100644 --- a/arch/arm64/boot/dts/qcom/sc8180x.dtsi +++ b/arch/arm64/boot/dts/qcom/sc8180x.dtsi @@ -3239,16 +3239,20 @@ mdss_dp0: displayport-controller@ae90000 { <&dispcc DISP_CC_MDSS_DP_AUX_CLK>, <&dispcc DISP_CC_MDSS_DP_LINK_CLK>, <&dispcc DISP_CC_MDSS_DP_LINK_INTF_CLK>, - <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK>; + <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK>, + <&dispcc DISP_CC_MDSS_DP_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc DISP_CC_MDSS_DP_LINK_CLK_SRC>, - <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK_SRC>; + <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DP_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_prim_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_prim_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_prim_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 phys =3D <&usb_prim_qmpphy QMP_USB43DP_DP_PHY>; @@ -3317,16 +3321,20 @@ mdss_dp1: displayport-controller@ae98000 { <&dispcc DISP_CC_MDSS_DP_AUX1_CLK>, <&dispcc DISP_CC_MDSS_DP_LINK1_CLK>, <&dispcc DISP_CC_MDSS_DP_LINK1_INTF_CLK>, - <&dispcc DISP_CC_MDSS_DP_PIXEL2_CLK>; + <&dispcc DISP_CC_MDSS_DP_PIXEL2_CLK>, + <&dispcc DISP_CC_MDSS_DP_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc DISP_CC_MDSS_DP_LINK1_CLK_SRC>, - <&dispcc DISP_CC_MDSS_DP_PIXEL2_CLK_SRC>; + <&dispcc DISP_CC_MDSS_DP_PIXEL2_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DP_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_sec_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_sec_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_sec_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 phys =3D <&usb_sec_qmpphy QMP_USB43DP_DP_PHY>; diff --git a/arch/arm64/boot/dts/qcom/sc8280xp.dtsi b/arch/arm64/boot/dts/q= com/sc8280xp.dtsi index 87555a119d947dca75415675807f7965b2f203ac..11ea2fa0b8537165d59469d1c7c= cfa3c29496c54 100644 --- a/arch/arm64/boot/dts/qcom/sc8280xp.dtsi +++ b/arch/arm64/boot/dts/qcom/sc8280xp.dtsi @@ -4338,15 +4338,19 @@ mdss0_dp0: displayport-controller@ae90000 { <&dispcc0 DISP_CC_MDSS_DPTX0_AUX_CLK>, <&dispcc0 DISP_CC_MDSS_DPTX0_LINK_CLK>, <&dispcc0 DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, - <&dispcc0 DISP_CC_MDSS_DPTX0_PIXEL0_CLK>; + <&dispcc0 DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc0 DISP_CC_MDSS_DPTX0_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc0 DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, - <&dispcc0 DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>; + <&dispcc0 DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc0 DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_0_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 phys =3D <&usb_0_qmpphy QMP_USB43DP_DP_PHY>; @@ -4417,14 +4421,18 @@ mdss0_dp1: displayport-controller@ae98000 { <&dispcc0 DISP_CC_MDSS_DPTX1_AUX_CLK>, <&dispcc0 DISP_CC_MDSS_DPTX1_LINK_CLK>, <&dispcc0 DISP_CC_MDSS_DPTX1_LINK_INTF_CLK>, - <&dispcc0 DISP_CC_MDSS_DPTX1_PIXEL0_CLK>; + <&dispcc0 DISP_CC_MDSS_DPTX1_PIXEL0_CLK>, + <&dispcc0 DISP_CC_MDSS_DPTX1_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", - "ctrl_link_iface", "stream_pixel"; + "ctrl_link_iface", "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc0 DISP_CC_MDSS_DPTX1_LINK_CLK_SRC>, - <&dispcc0 DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC>; + <&dispcc0 DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC>, + <&dispcc0 DISP_CC_MDSS_DPTX1_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_1_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 phys =3D <&usb_1_qmpphy QMP_USB43DP_DP_PHY>; @@ -4494,10 +4502,12 @@ mdss0_dp2: displayport-controller@ae9a000 { <&dispcc0 DISP_CC_MDSS_DPTX2_AUX_CLK>, <&dispcc0 DISP_CC_MDSS_DPTX2_LINK_CLK>, <&dispcc0 DISP_CC_MDSS_DPTX2_LINK_INTF_CLK>, - <&dispcc0 DISP_CC_MDSS_DPTX2_PIXEL0_CLK>; + <&dispcc0 DISP_CC_MDSS_DPTX2_PIXEL0_CLK>, + <&dispcc0 DISP_CC_MDSS_DPTX2_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", - "ctrl_link_iface", "stream_pixel"; + "ctrl_link_iface", "stream_pixel", + "stream_1_pixel"; interrupt-parent =3D <&mdss0>; interrupts =3D <14>; phys =3D <&mdss0_dp2_phy>; @@ -4505,8 +4515,11 @@ mdss0_dp2: displayport-controller@ae9a000 { power-domains =3D <&rpmhpd SC8280XP_MMCX>; =20 assigned-clocks =3D <&dispcc0 DISP_CC_MDSS_DPTX2_LINK_CLK_SRC>, - <&dispcc0 DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC>; - assigned-clock-parents =3D <&mdss0_dp2_phy 0>, <&mdss0_dp2_phy 1>; + <&dispcc0 DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC>, + <&dispcc0 DISP_CC_MDSS_DPTX2_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&mdss0_dp2_phy 0>, + <&mdss0_dp2_phy 1>, + <&mdss0_dp2_phy 1>; operating-points-v2 =3D <&mdss0_dp2_opp_table>; =20 #sound-dai-cells =3D <0>; @@ -5669,10 +5682,12 @@ mdss1_dp0: displayport-controller@22090000 { <&dispcc1 DISP_CC_MDSS_DPTX0_AUX_CLK>, <&dispcc1 DISP_CC_MDSS_DPTX0_LINK_CLK>, <&dispcc1 DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, - <&dispcc1 DISP_CC_MDSS_DPTX0_PIXEL0_CLK>; + <&dispcc1 DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc1 DISP_CC_MDSS_DPTX0_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", - "ctrl_link_iface", "stream_pixel"; + "ctrl_link_iface", "stream_pixel", + "stream_1_pixel"; interrupt-parent =3D <&mdss1>; interrupts =3D <12>; phys =3D <&mdss1_dp0_phy>; @@ -5680,8 +5695,11 @@ mdss1_dp0: displayport-controller@22090000 { power-domains =3D <&rpmhpd SC8280XP_MMCX>; =20 assigned-clocks =3D <&dispcc1 DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, - <&dispcc1 DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>; - assigned-clock-parents =3D <&mdss1_dp0_phy 0>, <&mdss1_dp0_phy 1>; + <&dispcc1 DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc1 DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&mdss1_dp0_phy 0>, + <&mdss1_dp0_phy 1>, + <&mdss1_dp0_phy 1>; operating-points-v2 =3D <&mdss1_dp0_opp_table>; =20 #sound-dai-cells =3D <0>; @@ -5741,10 +5759,12 @@ mdss1_dp1: displayport-controller@22098000 { <&dispcc1 DISP_CC_MDSS_DPTX1_AUX_CLK>, <&dispcc1 DISP_CC_MDSS_DPTX1_LINK_CLK>, <&dispcc1 DISP_CC_MDSS_DPTX1_LINK_INTF_CLK>, - <&dispcc1 DISP_CC_MDSS_DPTX1_PIXEL0_CLK>; + <&dispcc1 DISP_CC_MDSS_DPTX1_PIXEL0_CLK>, + <&dispcc1 DISP_CC_MDSS_DPTX1_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", - "ctrl_link_iface", "stream_pixel"; + "ctrl_link_iface", "stream_pixel", + "stream_1_pixel"; interrupt-parent =3D <&mdss1>; interrupts =3D <13>; phys =3D <&mdss1_dp1_phy>; @@ -5752,8 +5772,11 @@ mdss1_dp1: displayport-controller@22098000 { power-domains =3D <&rpmhpd SC8280XP_MMCX>; =20 assigned-clocks =3D <&dispcc1 DISP_CC_MDSS_DPTX1_LINK_CLK_SRC>, - <&dispcc1 DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC>; - assigned-clock-parents =3D <&mdss1_dp1_phy 0>, <&mdss1_dp1_phy 1>; + <&dispcc1 DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC>, + <&dispcc1 DISP_CC_MDSS_DPTX1_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&mdss1_dp1_phy 0>, + <&mdss1_dp1_phy 1>, + <&mdss1_dp1_phy 1>; operating-points-v2 =3D <&mdss1_dp1_opp_table>; =20 #sound-dai-cells =3D <0>; @@ -5813,10 +5836,12 @@ mdss1_dp2: displayport-controller@2209a000 { <&dispcc1 DISP_CC_MDSS_DPTX2_AUX_CLK>, <&dispcc1 DISP_CC_MDSS_DPTX2_LINK_CLK>, <&dispcc1 DISP_CC_MDSS_DPTX2_LINK_INTF_CLK>, - <&dispcc1 DISP_CC_MDSS_DPTX2_PIXEL0_CLK>; + <&dispcc1 DISP_CC_MDSS_DPTX2_PIXEL0_CLK>, + <&dispcc1 DISP_CC_MDSS_DPTX2_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", - "ctrl_link_iface", "stream_pixel"; + "ctrl_link_iface", "stream_pixel", + "stream_1_pixel"; interrupt-parent =3D <&mdss1>; interrupts =3D <14>; phys =3D <&mdss1_dp2_phy>; @@ -5824,8 +5849,11 @@ mdss1_dp2: displayport-controller@2209a000 { power-domains =3D <&rpmhpd SC8280XP_MMCX>; =20 assigned-clocks =3D <&dispcc1 DISP_CC_MDSS_DPTX2_LINK_CLK_SRC>, - <&dispcc1 DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC>; - assigned-clock-parents =3D <&mdss1_dp2_phy 0>, <&mdss1_dp2_phy 1>; + <&dispcc1 DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC>, + <&dispcc1 DISP_CC_MDSS_DPTX2_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&mdss1_dp2_phy 0>, + <&mdss1_dp2_phy 1>, + <&mdss1_dp2_phy 1>; operating-points-v2 =3D <&mdss1_dp2_opp_table>; =20 #sound-dai-cells =3D <0>; diff --git a/arch/arm64/boot/dts/qcom/sdm845.dtsi b/arch/arm64/boot/dts/qco= m/sdm845.dtsi index 828b55cb6baf10458feae8f53c04663ef958601e..816987906ca51b8c7eb834d8b85= 0839941eadb6b 100644 --- a/arch/arm64/boot/dts/qcom/sdm845.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm845.dtsi @@ -4656,12 +4656,19 @@ mdss_dp: displayport-controller@ae90000 { <&dispcc DISP_CC_MDSS_DP_AUX_CLK>, <&dispcc DISP_CC_MDSS_DP_LINK_CLK>, <&dispcc DISP_CC_MDSS_DP_LINK_INTF_CLK>, - <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK>; - clock-names =3D "core_iface", "core_aux", "ctrl_link", - "ctrl_link_iface", "stream_pixel"; + <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK>, + <&dispcc DISP_CC_MDSS_DP_PIXEL1_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel"; assigned-clocks =3D <&dispcc DISP_CC_MDSS_DP_LINK_CLK_SRC>, - <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK_SRC>; + <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DP_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_1_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; phys =3D <&usb_1_qmpphy QMP_USB43DP_DP_PHY>; phy-names =3D "dp"; diff --git a/arch/arm64/boot/dts/qcom/sm8150.dtsi b/arch/arm64/boot/dts/qco= m/sm8150.dtsi index abf12e10d33f1ce5c74e3e9136585bcb0a578492..598d505c8dcf86199f59240e62f= 6de36e55dfbfd 100644 --- a/arch/arm64/boot/dts/qcom/sm8150.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8150.dtsi @@ -3890,16 +3890,20 @@ mdss_dp: displayport-controller@ae90000 { <&dispcc DISP_CC_MDSS_DP_AUX_CLK>, <&dispcc DISP_CC_MDSS_DP_LINK_CLK>, <&dispcc DISP_CC_MDSS_DP_LINK_INTF_CLK>, - <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK>; + <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK>, + <&dispcc DISP_CC_MDSS_DP_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc DISP_CC_MDSS_DP_LINK_CLK_SRC>, - <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK_SRC>; + <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DP_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_1_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 phys =3D <&usb_1_qmpphy QMP_USB43DP_DP_PHY>; diff --git a/arch/arm64/boot/dts/qcom/sm8250.dtsi b/arch/arm64/boot/dts/qco= m/sm8250.dtsi index b0197602c677d49f7833f31d71f72436499bfe84..9fbbd7e09aa54cc5f2420527452= 42ce76493a388 100644 --- a/arch/arm64/boot/dts/qcom/sm8250.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8250.dtsi @@ -4771,16 +4771,20 @@ mdss_dp: displayport-controller@ae90000 { <&dispcc DISP_CC_MDSS_DP_AUX_CLK>, <&dispcc DISP_CC_MDSS_DP_LINK_CLK>, <&dispcc DISP_CC_MDSS_DP_LINK_INTF_CLK>, - <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK>; + <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK>, + <&dispcc DISP_CC_MDSS_DP_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc DISP_CC_MDSS_DP_LINK_CLK_SRC>, - <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK_SRC>; + <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DP_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_1_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 phys =3D <&usb_1_qmpphy QMP_USB43DP_DP_PHY>; diff --git a/arch/arm64/boot/dts/qcom/sm8350.dtsi b/arch/arm64/boot/dts/qco= m/sm8350.dtsi index 9a4207ead6156333b8b6030fb0fbc1d215948041..136f40a3b9767133d6a4fe52753= 530bccced3391 100644 --- a/arch/arm64/boot/dts/qcom/sm8350.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8350.dtsi @@ -2876,16 +2876,20 @@ mdss_dp: displayport-controller@ae90000 { <&dispcc DISP_CC_MDSS_DP_AUX_CLK>, <&dispcc DISP_CC_MDSS_DP_LINK_CLK>, <&dispcc DISP_CC_MDSS_DP_LINK_INTF_CLK>, - <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK>; + <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK>, + <&dispcc DISP_CC_MDSS_DP_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc DISP_CC_MDSS_DP_LINK_CLK_SRC>, - <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK_SRC>; + <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DP_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_1_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 phys =3D <&usb_1_qmpphy QMP_USB43DP_DP_PHY>; diff --git a/arch/arm64/boot/dts/qcom/sm8450.dtsi b/arch/arm64/boot/dts/qco= m/sm8450.dtsi index 33574ad706b915136546c7f92c7cd0b8a0d62b7e..da83ac10f70f666fbb836e79a38= a4a73a8f9969c 100644 --- a/arch/arm64/boot/dts/qcom/sm8450.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8450.dtsi @@ -3431,16 +3431,20 @@ mdss_dp0: displayport-controller@ae90000 { <&dispcc DISP_CC_MDSS_DPTX0_AUX_CLK>, <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK>, <&dispcc DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, - <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>; + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, - <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>; + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_1_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 phys =3D <&usb_1_qmpphy QMP_USB43DP_DP_PHY>; diff --git a/arch/arm64/boot/dts/qcom/sm8550.dtsi b/arch/arm64/boot/dts/qco= m/sm8550.dtsi index 45713d46f3c52487d2638b7ab194c111f58679ce..6ceae0e3165ec9033c8f9f1c010= 6db874530cc7a 100644 --- a/arch/arm64/boot/dts/qcom/sm8550.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8550.dtsi @@ -3755,16 +3755,20 @@ mdss_dp0: displayport-controller@ae90000 { <&dispcc DISP_CC_MDSS_DPTX0_AUX_CLK>, <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK>, <&dispcc DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, - <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>; + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, - <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>; + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_dp_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 phys =3D <&usb_dp_qmpphy QMP_USB43DP_DP_PHY>; diff --git a/arch/arm64/boot/dts/qcom/sm8650.dtsi b/arch/arm64/boot/dts/qco= m/sm8650.dtsi index e14d3d778b71bbbd0c8fcc851eebc9df9ac09c31..e4dd8cd33aefba143d92cbcf3cc= c3fc1d3f3249c 100644 --- a/arch/arm64/boot/dts/qcom/sm8650.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8650.dtsi @@ -5481,16 +5481,20 @@ mdss_dp0: displayport-controller@af54000 { <&dispcc DISP_CC_MDSS_DPTX0_AUX_CLK>, <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK>, <&dispcc DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, - <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>; + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, - <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>; + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_dp_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 operating-points-v2 =3D <&dp_opp_table>; diff --git a/arch/arm64/boot/dts/qcom/x1e80100.dtsi b/arch/arm64/boot/dts/q= com/x1e80100.dtsi index 5e9a8fa3cf96468b12775f91192cbd779d5ce946..17a7c217a2f975f0e71b9b5df57= 81061e66884b3 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e80100.dtsi @@ -5312,16 +5312,20 @@ mdss_dp0: displayport-controller@ae90000 { <&dispcc DISP_CC_MDSS_DPTX0_AUX_CLK>, <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK>, <&dispcc DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, - <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>; + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, - <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>; + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_1_ss0_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_1_ss0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_1_ss0_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 operating-points-v2 =3D <&mdss_dp0_opp_table>; @@ -5395,16 +5399,20 @@ mdss_dp1: displayport-controller@ae98000 { <&dispcc DISP_CC_MDSS_DPTX1_AUX_CLK>, <&dispcc DISP_CC_MDSS_DPTX1_LINK_CLK>, <&dispcc DISP_CC_MDSS_DPTX1_LINK_INTF_CLK>, - <&dispcc DISP_CC_MDSS_DPTX1_PIXEL0_CLK>; + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX1_LINK_CLK_SRC>, - <&dispcc DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC>; + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX1_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_1_ss1_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_1_ss1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_1_ss1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 operating-points-v2 =3D <&mdss_dp1_opp_table>; @@ -5478,16 +5486,20 @@ mdss_dp2: displayport-controller@ae9a000 { <&dispcc DISP_CC_MDSS_DPTX2_AUX_CLK>, <&dispcc DISP_CC_MDSS_DPTX2_LINK_CLK>, <&dispcc DISP_CC_MDSS_DPTX2_LINK_INTF_CLK>, - <&dispcc DISP_CC_MDSS_DPTX2_PIXEL0_CLK>; + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL1_CLK>; clock-names =3D "core_iface", "core_aux", "ctrl_link", "ctrl_link_iface", - "stream_pixel"; + "stream_pixel", + "stream_1_pixel"; =20 assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX2_LINK_CLK_SRC>, - <&dispcc DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC>; + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX2_PIXEL1_CLK_SRC>; assigned-clock-parents =3D <&usb_1_ss2_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_1_ss2_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <&usb_1_ss2_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; =20 operating-points-v2 =3D <&mdss_dp2_opp_table>; --=20 2.39.5