From nobody Sun Oct 5 09:20:49 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6096923AE93; Thu, 7 Aug 2025 07:30:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754551843; cv=none; b=rzLDR6KksbXVa+Ba7aNMETmQuWHdfHBCGQ7s1i7XiahV1bZElte+clMBbjklRdgzawztU31Wp6cqGV4ufSoHH9JJK43I2Diq3HNKnf+wMl6x7bl9aTrKie5QxlRozn/GdToknbtUfDpchSlerGMCJo1iryzhF1+9QU4Dxwrgnec= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754551843; c=relaxed/simple; bh=U66xHW6Z1ewRa4BY1kH8k1AhEjwx4dz71KvNnp1xbkg=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=daMdjJRg+Lv5DfvIz4zrJwMnRSWQz7czZeX+0Sktwl8aXuHw04vHieOhDm88aYgOqoFBlwGF2MPayJUFS/2rZ5Pn2DQKbvLSnnvNSPRr94IyEycphS63oT7T64/ferifoX0zE6VL8W2bcP0jwDoqU1mwgSeBZNsj66fw1SmFnjM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=ZAqbMKmJ; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="ZAqbMKmJ" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 576LXvds017393; Thu, 7 Aug 2025 07:30:27 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= mJToap1whhTzA5SiBb4RBxkahG54c+5NJeLcbLLh5uc=; b=ZAqbMKmJtz6Gkpmj LbXM1TSpZFyRg1ghpLoSvJ+9JQ1uo9vepmld2YumAiDLiCfz9YXURyQLfbTpCPBi Hhsh155JSGiMYnMhw52OhcMyhWvCqUQ9B4mI1ebk+7C04+WgRDmlOGojLc3Kh0an mKg4i+7ClITFGiEGUOIvzaCzNDelskQuEaHNhV0ulN9FNC6POfQjnmcUFelKt0oW Q2pSECIQwNajIW2a8H7NQY0gZmKpy8HkK8KiT+0cdzyQUqTcBFz3ua1R8bSBs01E Zt2/7MBGmvTi2Maakd0CfiDRkf+qCJTyS6ClSPc2SsgfKEXZNxJwaHfO8/SIa44t VoJSVQ== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48bpw1dfrc-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 07 Aug 2025 07:30:27 +0000 (GMT) Received: from nalasex01b.na.qualcomm.com (nalasex01b.na.qualcomm.com [10.47.209.197]) by NALASPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 5777UPCF003057 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 7 Aug 2025 07:30:25 GMT Received: from haixcui1-gv.qualcomm.com (10.80.80.8) by nalasex01b.na.qualcomm.com (10.47.209.197) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.10; Thu, 7 Aug 2025 00:30:22 -0700 From: Haixu Cui To: , , , , , , , , , , CC: Subject: [RFC PATCH v8 3/3] SPI: Add virtio SPI driver Date: Thu, 7 Aug 2025 15:29:36 +0800 Message-ID: <20250807072936.4155687-4-quic_haixcui@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250807072936.4155687-1-quic_haixcui@quicinc.com> References: <20250807072936.4155687-1-quic_haixcui@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01b.na.qualcomm.com (10.47.209.197) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODA2MDAwOSBTYWx0ZWRfX2xWp9ZqZxdfK ImIohJEVCoCO3Vk09sf28L3QV0sIFFcE/TVS5lU6sJ7wtLpI3tEEcTOQJAqfTVORaYNiscX0on6 fmUOSxGj+xP/xCdlx1pC5dmY6FXwrDP/Ls+k674oTC4OjmpQOwFrhGoU/wieQosjjtghGeRc2Yy QDqJOGRWOkzuGG99fbB6LUorfN6BjUNiQdq5e7vo0S5Ww0bd0m0DDAX+pZ3w+2LVQWgc49Ra0MU QR/aGOvgCQIaYJBKbuZ1EFeC9ko9538tPrINVayl9CCFHSbyMSGleetNxnNHCUm+kv6pa17kwMV kMKj2zHYRWv72uh9rka5eCx+fQ+6YIuWncnUkh2jmsdYnVKWM96Nqima0OagKS9EC0fhSmSLmLj ZgGCu4aP X-Authority-Analysis: v=2.4 cv=Ha4UTjE8 c=1 sm=1 tr=0 ts=68945613 cx=c_pps a=ouPCqIW2jiPt+lZRy3xVPw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=GEpy-HfZoHoA:10 a=2OwXVqhp2XgA:10 a=COk6AnOGAAAA:8 a=VwQbUJbxAAAA:8 a=n0-Sf9z_k3ELN0rn3eUA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: Enusd_wm2M4axE1GhQM4O8Y_L3kpMu0O X-Proofpoint-GUID: Enusd_wm2M4axE1GhQM4O8Y_L3kpMu0O X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-06_05,2025-08-06_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 priorityscore=1501 malwarescore=0 clxscore=1015 phishscore=0 bulkscore=0 adultscore=0 suspectscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508060009 Content-Type: text/plain; charset="utf-8" This is the virtio SPI Linux kernel driver. Signed-off-by: Haixu Cui --- MAINTAINERS | 6 + drivers/spi/Kconfig | 11 + drivers/spi/Makefile | 1 + drivers/spi/spi-virtio.c | 447 +++++++++++++++++++++++++++++++++++++++ 4 files changed, 465 insertions(+) create mode 100644 drivers/spi/spi-virtio.c diff --git a/MAINTAINERS b/MAINTAINERS index fda151dbf229..2db43c4bd8c8 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -26748,6 +26748,12 @@ S: Maintained F: include/uapi/linux/virtio_snd.h F: sound/virtio/* =20 +VIRTIO SPI DRIVER +M: Haixu Cui +S: Maintained +F: drivers/spi/spi-virtio.c +F: include/uapi/linux/virtio_spi.h + VIRTUAL BOX GUEST DEVICE DRIVER M: Hans de Goede M: Arnd Bergmann diff --git a/drivers/spi/Kconfig b/drivers/spi/Kconfig index 891729c9c564..7b609013fb05 100644 --- a/drivers/spi/Kconfig +++ b/drivers/spi/Kconfig @@ -1224,6 +1224,17 @@ config SPI_UNIPHIER =20 If your SoC supports SCSSI, say Y here. =20 +config SPI_VIRTIO + tristate "Virtio SPI Controller" + depends on SPI_MASTER && VIRTIO + help + If you say yes to this option, support will be included for the virtio + SPI controller driver. The hardware can be emulated by any device model + software according to the virtio protocol. + + This driver can also be built as a module. If so, the module + will be called spi-virtio. + config SPI_XCOMM tristate "Analog Devices AD-FMCOMMS1-EBZ SPI-I2C-bridge driver" depends on I2C diff --git a/drivers/spi/Makefile b/drivers/spi/Makefile index 062c85989c8c..27a7cf68d55d 100644 --- a/drivers/spi/Makefile +++ b/drivers/spi/Makefile @@ -158,6 +158,7 @@ spi-thunderx-objs :=3D spi-cavium.o spi-cavium-thunde= rx.o obj-$(CONFIG_SPI_THUNDERX) +=3D spi-thunderx.o obj-$(CONFIG_SPI_TOPCLIFF_PCH) +=3D spi-topcliff-pch.o obj-$(CONFIG_SPI_UNIPHIER) +=3D spi-uniphier.o +obj-$(CONFIG_SPI_VIRTIO) +=3D spi-virtio.o obj-$(CONFIG_SPI_XCOMM) +=3D spi-xcomm.o obj-$(CONFIG_SPI_XILINX) +=3D spi-xilinx.o obj-$(CONFIG_SPI_XLP) +=3D spi-xlp.o diff --git a/drivers/spi/spi-virtio.c b/drivers/spi/spi-virtio.c new file mode 100644 index 000000000000..5941f08b5bb7 --- /dev/null +++ b/drivers/spi/spi-virtio.c @@ -0,0 +1,447 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * SPI bus driver for the Virtio SPI controller + * Copyright (C) 2023 OpenSynergy GmbH + * Copyright (C) 2025 Qualcomm Innovation Center, Inc. All rights reserved. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +struct virtio_spi_req { + struct completion completion; + struct spi_transfer_head transfer_head ____cacheline_aligned; + const uint8_t *tx_buf ____cacheline_aligned; + uint8_t *rx_buf ____cacheline_aligned; + struct spi_transfer_result result ____cacheline_aligned; +}; + +struct virtio_spi_priv { + /* The virtio device we're associated with */ + struct virtio_device *vdev; + /* Pointer to the virtqueue */ + struct virtqueue *vq; + /* Copy of config space mode_func_supported */ + u32 mode_func_supported; + /* Copy of config space max_freq_hz */ + u32 max_freq_hz; +}; + +static void virtio_spi_msg_done(struct virtqueue *vq) +{ + struct virtio_spi_req *req; + unsigned int len; + + while ((req =3D virtqueue_get_buf(vq, &len))) + complete(&req->completion); +} + +/* + * virtio_spi_set_delays - Set delay parameters for SPI transfer + * + * This function sets various delay parameters for SPI transfer, + * including delay after CS asserted, timing intervals between + * adjacent words within a transfer, delay before and after CS + * deasserted. It converts these delay parameters to nanoseconds + * using spi_delay_to_ns and stores the results in spi_transfer_head + * structure. + * If the conversion fails, the function logs a warning message and + * returns an error code. + * . . . . . . . . . . + * Delay + A + + B + + C + D + E + F + A + + * . . . . . . . . . . + * ___. . . . . . .___.___. . + * CS# |___.______.____.____.___.___| . |___._____________ + * . . . . . . . . . . + * . . . . . . . . . . + * SCLK__.___.___NNN_____NNN__.___.___.___.___.___.___NNN_______ + * + * NOTE: 1st transfer has two words, the delay between these two words are + * 'B' in the diagram. + * + * A =3D> struct spi_device -> cs_setup + * B =3D> max{struct spi_transfer -> word_delay, struct spi_device -> word= _delay} + * Note: spi_device and spi_transfer both have word_delay, Linux + * choose the bigger one, refer to _spi_xfer_word_delay_update fun= ction + * C =3D> struct spi_transfer -> delay + * D =3D> struct spi_device -> cs_hold + * E =3D> struct spi_device -> cs_inactive + * F =3D> struct spi_transfer -> cs_change_delay + * + * So the corresponding relationship: + * A <=3D=3D=3D> cs_setup_ns (after CS asserted) + * B <=3D=3D=3D> word_delay_ns (delay between adjacent words within a tr= ansfer) + * C+D <=3D=3D=3D> cs_delay_hold_ns (before CS deasserted) + * E+F <=3D=3D=3D> cs_change_delay_inactive_ns (after CS deasserted, these= two + * values are also recommended in the Linux driver to be added up) + */ +static int virtio_spi_set_delays(struct spi_transfer_head *th, + struct spi_device *spi, + struct spi_transfer *xfer) +{ + int cs_setup; + int cs_word_delay_xfer; + int cs_word_delay_spi; + int delay; + int cs_hold; + int cs_inactive; + int cs_change_delay; + + cs_setup =3D spi_delay_to_ns(&spi->cs_setup, xfer); + if (cs_setup < 0) { + dev_warn(&spi->dev, "Cannot convert cs_setup\n"); + return cs_setup; + } + th->cs_setup_ns =3D cpu_to_le32((u32)cs_setup); + + cs_word_delay_xfer =3D spi_delay_to_ns(&xfer->word_delay, xfer); + if (cs_word_delay_xfer < 0) { + dev_warn(&spi->dev, "Cannot convert cs_word_delay_xfer\n"); + return cs_word_delay_xfer; + } + cs_word_delay_spi =3D spi_delay_to_ns(&spi->word_delay, xfer); + if (cs_word_delay_spi < 0) { + dev_warn(&spi->dev, "Cannot convert cs_word_delay_spi\n"); + return cs_word_delay_spi; + } + if (cs_word_delay_spi > cs_word_delay_xfer) + th->word_delay_ns =3D cpu_to_le32((u32)cs_word_delay_spi); + else + th->word_delay_ns =3D cpu_to_le32((u32)cs_word_delay_xfer); + + delay =3D spi_delay_to_ns(&xfer->delay, xfer); + if (delay < 0) { + dev_warn(&spi->dev, "Cannot convert delay\n"); + return delay; + } + cs_hold =3D spi_delay_to_ns(&spi->cs_hold, xfer); + if (cs_hold < 0) { + dev_warn(&spi->dev, "Cannot convert cs_hold\n"); + return cs_hold; + } + th->cs_delay_hold_ns =3D cpu_to_le32((u32)delay + (u32)cs_hold); + + cs_inactive =3D spi_delay_to_ns(&spi->cs_inactive, xfer); + if (cs_inactive < 0) { + dev_warn(&spi->dev, "Cannot convert cs_inactive\n"); + return cs_inactive; + } + cs_change_delay =3D spi_delay_to_ns(&xfer->cs_change_delay, xfer); + if (cs_change_delay < 0) { + dev_warn(&spi->dev, "Cannot convert cs_change_delay\n"); + return cs_change_delay; + } + th->cs_change_delay_inactive_ns =3D + cpu_to_le32((u32)cs_inactive + (u32)cs_change_delay); + + return 0; +} + +static int virtio_spi_transfer_one(struct spi_controller *ctrl, + struct spi_device *spi, + struct spi_transfer *xfer) +{ + struct virtio_spi_priv *priv =3D spi_controller_get_devdata(ctrl); + struct virtio_spi_req *spi_req; + struct spi_transfer_head *th; + struct scatterlist sg_out_head, sg_out_payload; + struct scatterlist sg_in_result, sg_in_payload; + struct scatterlist *sgs[4]; + unsigned int outcnt =3D 0u; + unsigned int incnt =3D 0u; + int ret; + + spi_req =3D kzalloc(sizeof(*spi_req), GFP_KERNEL); + if (!spi_req) + return -ENOMEM; + + init_completion(&spi_req->completion); + + th =3D &spi_req->transfer_head; + + /* Fill struct spi_transfer_head */ + th->chip_select_id =3D spi_get_chipselect(spi, 0); + th->bits_per_word =3D spi->bits_per_word; + th->cs_change =3D xfer->cs_change; + th->tx_nbits =3D xfer->tx_nbits; + th->rx_nbits =3D xfer->rx_nbits; + th->reserved[0] =3D 0; + th->reserved[1] =3D 0; + th->reserved[2] =3D 0; + + BUILD_BUG_ON(VIRTIO_SPI_CPHA !=3D SPI_CPHA); + BUILD_BUG_ON(VIRTIO_SPI_CPOL !=3D SPI_CPOL); + BUILD_BUG_ON(VIRTIO_SPI_CS_HIGH !=3D SPI_CS_HIGH); + BUILD_BUG_ON(VIRTIO_SPI_MODE_LSB_FIRST !=3D SPI_LSB_FIRST); + + th->mode =3D cpu_to_le32(spi->mode & (SPI_LSB_FIRST | SPI_CS_HIGH | + SPI_CPOL | SPI_CPHA)); + if ((spi->mode & SPI_LOOP) !=3D 0) + th->mode |=3D cpu_to_le32(VIRTIO_SPI_MODE_LOOP); + + th->freq =3D cpu_to_le32(xfer->speed_hz); + + ret =3D virtio_spi_set_delays(th, spi, xfer); + if (ret) + goto msg_done; + + /* Set buffers */ + spi_req->tx_buf =3D xfer->tx_buf; + spi_req->rx_buf =3D xfer->rx_buf; + + /* Prepare sending of virtio message */ + init_completion(&spi_req->completion); + + sg_init_one(&sg_out_head, th, sizeof(*th)); + sgs[outcnt] =3D &sg_out_head; + outcnt++; + + if (spi_req->tx_buf) { + sg_init_one(&sg_out_payload, spi_req->tx_buf, xfer->len); + sgs[outcnt] =3D &sg_out_payload; + outcnt++; + } + + if (spi_req->rx_buf) { + sg_init_one(&sg_in_payload, spi_req->rx_buf, xfer->len); + sgs[outcnt] =3D &sg_in_payload; + incnt++; + } + + sg_init_one(&sg_in_result, &spi_req->result, + sizeof(struct spi_transfer_result)); + sgs[outcnt + incnt] =3D &sg_in_result; + incnt++; + + ret =3D virtqueue_add_sgs(priv->vq, sgs, outcnt, incnt, spi_req, + GFP_KERNEL); + if (ret) + goto msg_done; + + /* Simple implementation: There can be only one transfer in flight */ + virtqueue_kick(priv->vq); + + wait_for_completion(&spi_req->completion); + + /* Read result from message and translate return code */ + switch (spi_req->result.result) { + case VIRTIO_SPI_TRANS_OK: + break; + case VIRTIO_SPI_PARAM_ERR: + ret =3D -EINVAL; + break; + case VIRTIO_SPI_TRANS_ERR: + ret =3D -EIO; + break; + default: + ret =3D -EIO; + break; + } + +msg_done: + kfree(spi_req); + if (ret) + ctrl->cur_msg->status =3D ret; + + return ret; +} + +static void virtio_spi_read_config(struct virtio_device *vdev) +{ + struct spi_controller *ctrl =3D dev_get_drvdata(&vdev->dev); + struct virtio_spi_priv *priv =3D vdev->priv; + u8 cs_max_number; + u8 tx_nbits_supported; + u8 rx_nbits_supported; + + cs_max_number =3D virtio_cread8(vdev, offsetof(struct virtio_spi_config, + cs_max_number)); + ctrl->num_chipselect =3D cs_max_number; + + /* Set the mode bits which are understood by this driver */ + priv->mode_func_supported =3D + virtio_cread32(vdev, offsetof(struct virtio_spi_config, + mode_func_supported)); + ctrl->mode_bits =3D priv->mode_func_supported & + (VIRTIO_SPI_CS_HIGH | VIRTIO_SPI_MODE_LSB_FIRST); + if ((priv->mode_func_supported & VIRTIO_SPI_MF_SUPPORT_CPHA_1) !=3D 0) + ctrl->mode_bits |=3D VIRTIO_SPI_CPHA; + if ((priv->mode_func_supported & VIRTIO_SPI_MF_SUPPORT_CPOL_1) !=3D 0) + ctrl->mode_bits |=3D VIRTIO_SPI_CPOL; + if ((priv->mode_func_supported & VIRTIO_SPI_MF_SUPPORT_LSB_FIRST) !=3D 0) + ctrl->mode_bits |=3D SPI_LSB_FIRST; + if ((priv->mode_func_supported & VIRTIO_SPI_MF_SUPPORT_LOOPBACK) !=3D 0) + ctrl->mode_bits |=3D SPI_LOOP; + tx_nbits_supported =3D + virtio_cread8(vdev, offsetof(struct virtio_spi_config, + tx_nbits_supported)); + if ((tx_nbits_supported & VIRTIO_SPI_RX_TX_SUPPORT_DUAL) !=3D 0) + ctrl->mode_bits |=3D SPI_TX_DUAL; + if ((tx_nbits_supported & VIRTIO_SPI_RX_TX_SUPPORT_QUAD) !=3D 0) + ctrl->mode_bits |=3D SPI_TX_QUAD; + if ((tx_nbits_supported & VIRTIO_SPI_RX_TX_SUPPORT_OCTAL) !=3D 0) + ctrl->mode_bits |=3D SPI_TX_OCTAL; + rx_nbits_supported =3D + virtio_cread8(vdev, offsetof(struct virtio_spi_config, + rx_nbits_supported)); + if ((rx_nbits_supported & VIRTIO_SPI_RX_TX_SUPPORT_DUAL) !=3D 0) + ctrl->mode_bits |=3D SPI_RX_DUAL; + if ((rx_nbits_supported & VIRTIO_SPI_RX_TX_SUPPORT_QUAD) !=3D 0) + ctrl->mode_bits |=3D SPI_RX_QUAD; + if ((rx_nbits_supported & VIRTIO_SPI_RX_TX_SUPPORT_OCTAL) !=3D 0) + ctrl->mode_bits |=3D SPI_RX_OCTAL; + + ctrl->bits_per_word_mask =3D + virtio_cread32(vdev, offsetof(struct virtio_spi_config, + bits_per_word_mask)); + + priv->max_freq_hz =3D + virtio_cread32(vdev, offsetof(struct virtio_spi_config, + max_freq_hz)); +} + +static int virtio_spi_find_vqs(struct virtio_spi_priv *priv) +{ + struct virtqueue *vq; + + vq =3D virtio_find_single_vq(priv->vdev, virtio_spi_msg_done, "spi-rq"); + if (IS_ERR(vq)) + return (int)PTR_ERR(vq); + priv->vq =3D vq; + return 0; +} + +/* Function must not be called before virtio_spi_find_vqs() has been run */ +static void virtio_spi_del_vq(struct virtio_device *vdev) +{ + virtio_reset_device(vdev); + vdev->config->del_vqs(vdev); +} + +static int virtio_spi_probe(struct virtio_device *vdev) +{ + struct virtio_spi_priv *priv; + struct spi_controller *ctrl; + int err; + u32 bus_num; + + ctrl =3D devm_spi_alloc_host(&vdev->dev, sizeof(*priv)); + if (!ctrl) + return -ENOMEM; + + priv =3D spi_controller_get_devdata(ctrl); + priv->vdev =3D vdev; + vdev->priv =3D priv; + ctrl->dev.of_node =3D vdev->dev.of_node; + + /* + * Setup ACPI node for controlled devices which will be probed through + * ACPI. + */ + ACPI_COMPANION_SET(&vdev->dev, ACPI_COMPANION(vdev->dev.parent)); + + dev_set_drvdata(&vdev->dev, ctrl); + + err =3D device_property_read_u32(&ctrl->dev, "spi,bus-num", &bus_num); + if (!err && bus_num <=3D S16_MAX) + ctrl->bus_num =3D (s16)bus_num; + else + ctrl->bus_num =3D -1; + + virtio_spi_read_config(vdev); + + ctrl->transfer_one =3D virtio_spi_transfer_one; + + err =3D virtio_spi_find_vqs(priv); + if (err) { + dev_err_probe(&vdev->dev, err, "Cannot setup virtqueues\n"); + return err; + } + + err =3D spi_register_controller(ctrl); + if (err) { + dev_err_probe(&vdev->dev, err, "Cannot register controller\n"); + goto err_return; + } + + return 0; + +err_return: + vdev->config->del_vqs(vdev); + return err; +} + +static void virtio_spi_remove(struct virtio_device *vdev) +{ + struct spi_controller *ctrl =3D dev_get_drvdata(&vdev->dev); + + spi_unregister_controller(ctrl); + virtio_spi_del_vq(vdev); +} + +static int virtio_spi_freeze(struct virtio_device *vdev) +{ + struct device *dev =3D &vdev->dev; + struct spi_controller *ctrl =3D dev_get_drvdata(dev); + int ret; + + ret =3D spi_controller_suspend(ctrl); + if (ret) { + dev_warn(dev, "cannot suspend controller (%d)\n", ret); + return ret; + } + + virtio_spi_del_vq(vdev); + return 0; +} + +static int virtio_spi_restore(struct virtio_device *vdev) +{ + struct device *dev =3D &vdev->dev; + struct spi_controller *ctrl =3D dev_get_drvdata(dev); + int ret; + + ret =3D virtio_spi_find_vqs(vdev->priv); + if (ret) { + dev_err(dev, "problem starting vqueue (%d)\n", ret); + return ret; + } + + ret =3D spi_controller_resume(ctrl); + if (ret) + dev_err(dev, "problem resuming controller (%d)\n", ret); + + return ret; +} + +static struct virtio_device_id virtio_spi_id_table[] =3D { + { VIRTIO_ID_SPI, VIRTIO_DEV_ANY_ID }, + { 0 }, +}; + +static struct virtio_driver virtio_spi_driver =3D { + .driver.name =3D KBUILD_MODNAME, + .driver.owner =3D THIS_MODULE, + .id_table =3D virtio_spi_id_table, + .probe =3D virtio_spi_probe, + .remove =3D virtio_spi_remove, + .freeze =3D pm_sleep_ptr(virtio_spi_freeze), + .restore =3D pm_sleep_ptr(virtio_spi_restore), +}; + +module_virtio_driver(virtio_spi_driver); +MODULE_DEVICE_TABLE(virtio, virtio_spi_id_table); + +MODULE_AUTHOR("OpenSynergy GmbH"); +MODULE_AUTHOR("Haixu Cui "); +MODULE_LICENSE("GPL"); +MODULE_DESCRIPTION("Virtio SPI bus driver"); --=20 2.34.1