From nobody Sun Oct 5 09:07:19 2025 Received: from mail-pl1-f202.google.com (mail-pl1-f202.google.com [209.85.214.202]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 133012D77FF for ; Wed, 6 Aug 2025 19:58:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.202 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754510294; cv=none; b=P6QHx5R50cLcoIqbkrJtHkfLBzT8RAX5x8ephGOv5ohyfMCriULuibK5+6OTy5MkepClfKzeikVvrYTwHm+LbaxSrhZLdA/hhU9Dn8EJR6++mUqJkws7eSi6DeLWC2/IqXdcXdGS5NNWFJk4CYI/XTvy1ac59hsmH1lTnJiHSfI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754510294; c=relaxed/simple; bh=HjF6VqOOZUHrkl/7iev8rEDWaKamWaXyDUM+ISWFM5M=; h=Date:In-Reply-To:Mime-Version:References:Message-ID:Subject:From: To:Cc:Content-Type; b=WuQriyGw5CWZ6BipuZ9mWJAeTGNxDlgIRyTG6z4z3XWcAF8VT7Whd6WtdCu1RrK1J15+xFz3ZQvk3uWsg4fPLWL7aKs/a0FwaTPITVUVJ9sQ87ZwPy/lRTcsgQuy2caAu1XYOkwWfWaySKZgzTL3/tNYGvQ/7M2yL00YjGolwJM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=flex--seanjc.bounces.google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=mp40kJwt; arc=none smtp.client-ip=209.85.214.202 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=flex--seanjc.bounces.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="mp40kJwt" Received: by mail-pl1-f202.google.com with SMTP id d9443c01a7336-23fe98c50daso1499005ad.3 for ; Wed, 06 Aug 2025 12:58:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20230601; t=1754510291; x=1755115091; darn=vger.kernel.org; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:reply-to:from:to:cc:subject:date:message-id:reply-to; bh=/FX2+DfXNwgRGe/WbgJvV/8z8g7IlIB9y4b49oQ5nSU=; b=mp40kJwttBkOnbdJqg+ZIXn87T5lnBzz+UDT//G0D1jdpLHYc1pMDbv5CIKfZUJz3n QYriK5s4sfB1ZFLX4YZvZmRhKKRnXe3Edi+wIaaHH1zhPpj6+97rPxWh3C0hmfBSM0KP YEQK2tikqxcgPjpDTFRXvVFB81LqhfngPbgHVakAoT205J5ygdHa/PJl6INv9Cvt9M0V Y76LOcH5/ik2zmA1BJ7NIMAvlGMXakmrHhUdIZJ+YtZt82RiCeW52xe2Uh4BPsdbOhj6 nbVqqRnp6osme26eR66rcqCzS1nt7bs/cwvuQnWt/cEFeNEqeMtrtkKW4uq4ikcdBSAh EPQw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1754510291; x=1755115091; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:reply-to:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=/FX2+DfXNwgRGe/WbgJvV/8z8g7IlIB9y4b49oQ5nSU=; b=ufHL2JnBCkjIjApiGhZnutvZJviAQ6lMTwciJ0iNA6HZ1yG5igTjRjjJ1IcWkBjMPl wUUdFicpsxUf+IguaWdfZcSIKv/q4IZ6C4E5gUkEM9c+HSqunVuxfjSxajGO/aNkPENq Mukjzb0+XOQ5XpqYL8qjLG+UYniTShmJGDD4CKN/yVR9mOl15Dx8w069DqBufcVAP1U1 ZIWxuZjYYIxw/+dgSplgV3xv+H2NZAvZ3zjnWYeAAVd4FZzHOM+VfJB24B1zTFReMAqo U37WcIHJPDKVwzmeEQKJ99o++S0xHnenM2mQoKl1yiddzs46rsGpG/p8EsAb0JB4BkaR in/g== X-Forwarded-Encrypted: i=1; AJvYcCXme7UxMwrroEGAkSr99T+QjjY89Q9wo9vgZWM7QxTHvJlLSrV/lvT6b/0GnhSpv9GfPgNAOM4+l+J+yZ4=@vger.kernel.org X-Gm-Message-State: AOJu0YytfYkcrUYNAU+ZBvL6kalJKc+VMBSxqeDFPeZshyRUlnjK6wtI b0izdSs/ItJDSOhkR9DOjqoeuudUood4PUDezkTGW1cQoJMeSZSGZcus7VsYf1BzTEMyKYgAK9Z bCsbpuA== X-Google-Smtp-Source: AGHT+IGe4jBR2KHz8e2goINgF4EUoH0wWvJHG6ysYfktepmzpkGXYfj1vM33eEgiesUpU8kg3lcTp4Ph7gE= X-Received: from plbmv16.prod.google.com ([2002:a17:903:b90:b0:231:de34:f9f6]) (user=seanjc job=prod-delivery.src-stubby-dispatcher) by 2002:a17:903:98d:b0:240:417d:8115 with SMTP id d9443c01a7336-2429ee89eb4mr58062565ad.16.1754510291288; Wed, 06 Aug 2025 12:58:11 -0700 (PDT) Reply-To: Sean Christopherson Date: Wed, 6 Aug 2025 12:56:45 -0700 In-Reply-To: <20250806195706.1650976-1-seanjc@google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 References: <20250806195706.1650976-1-seanjc@google.com> X-Mailer: git-send-email 2.50.1.565.gc32cd1483b-goog Message-ID: <20250806195706.1650976-24-seanjc@google.com> Subject: [PATCH v5 23/44] KVM: x86/pmu: Move PMU_CAP_{FW_WRITES,LBR_FMT} into msr-index.h header From: Sean Christopherson To: Marc Zyngier , Oliver Upton , Tianrui Zhao , Bibo Mao , Huacai Chen , Anup Patel , Paul Walmsley , Palmer Dabbelt , Albert Ou , Xin Li , "H. Peter Anvin" , Andy Lutomirski , Peter Zijlstra , Ingo Molnar , Arnaldo Carvalho de Melo , Namhyung Kim , Sean Christopherson , Paolo Bonzini Cc: linux-arm-kernel@lists.infradead.org, kvmarm@lists.linux.dev, kvm@vger.kernel.org, loongarch@lists.linux.dev, kvm-riscv@lists.infradead.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-perf-users@vger.kernel.org, Kan Liang , Yongwei Ma , Mingwei Zhang , Xiong Zhang , Sandipan Das , Dapeng Mi Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Dapeng Mi Move PMU_CAP_{FW_WRITES,LBR_FMT} into msr-index.h and rename them with PERF_CAP prefix to keep consistent with other perf capabilities macros. No functional change intended. Signed-off-by: Dapeng Mi Signed-off-by: Mingwei Zhang Signed-off-by: Sean Christopherson --- arch/x86/include/asm/msr-index.h | 15 +++++++++------ arch/x86/kvm/vmx/capabilities.h | 3 --- arch/x86/kvm/vmx/pmu_intel.c | 6 +++--- arch/x86/kvm/vmx/vmx.c | 12 ++++++------ 4 files changed, 18 insertions(+), 18 deletions(-) diff --git a/arch/x86/include/asm/msr-index.h b/arch/x86/include/asm/msr-in= dex.h index c29127ac626a..f19d1ee9a396 100644 --- a/arch/x86/include/asm/msr-index.h +++ b/arch/x86/include/asm/msr-index.h @@ -315,12 +315,15 @@ #define PERF_CAP_PT_IDX 16 =20 #define MSR_PEBS_LD_LAT_THRESHOLD 0x000003f6 -#define PERF_CAP_PEBS_TRAP BIT_ULL(6) -#define PERF_CAP_ARCH_REG BIT_ULL(7) -#define PERF_CAP_PEBS_FORMAT 0xf00 -#define PERF_CAP_PEBS_BASELINE BIT_ULL(14) -#define PERF_CAP_PEBS_MASK (PERF_CAP_PEBS_TRAP | PERF_CAP_ARCH_REG | \ - PERF_CAP_PEBS_FORMAT | PERF_CAP_PEBS_BASELINE) + +#define PERF_CAP_LBR_FMT 0x3f +#define PERF_CAP_PEBS_TRAP BIT_ULL(6) +#define PERF_CAP_ARCH_REG BIT_ULL(7) +#define PERF_CAP_PEBS_FORMAT 0xf00 +#define PERF_CAP_FW_WRITES BIT_ULL(13) +#define PERF_CAP_PEBS_BASELINE BIT_ULL(14) +#define PERF_CAP_PEBS_MASK (PERF_CAP_PEBS_TRAP | PERF_CAP_ARCH_REG | \ + PERF_CAP_PEBS_FORMAT | PERF_CAP_PEBS_BASELINE) =20 #define MSR_IA32_RTIT_CTL 0x00000570 #define RTIT_CTL_TRACEEN BIT(0) diff --git a/arch/x86/kvm/vmx/capabilities.h b/arch/x86/kvm/vmx/capabilitie= s.h index 854e54c352f8..26ff606ff139 100644 --- a/arch/x86/kvm/vmx/capabilities.h +++ b/arch/x86/kvm/vmx/capabilities.h @@ -20,9 +20,6 @@ extern int __read_mostly pt_mode; #define PT_MODE_SYSTEM 0 #define PT_MODE_HOST_GUEST 1 =20 -#define PMU_CAP_FW_WRITES (1ULL << 13) -#define PMU_CAP_LBR_FMT 0x3f - struct nested_vmx_msrs { /* * We only store the "true" versions of the VMX capability MSRs. We diff --git a/arch/x86/kvm/vmx/pmu_intel.c b/arch/x86/kvm/vmx/pmu_intel.c index 8df8d7b4f212..7ab35ef4a3b1 100644 --- a/arch/x86/kvm/vmx/pmu_intel.c +++ b/arch/x86/kvm/vmx/pmu_intel.c @@ -138,7 +138,7 @@ static inline u64 vcpu_get_perf_capabilities(struct kvm= _vcpu *vcpu) =20 static inline bool fw_writes_is_enabled(struct kvm_vcpu *vcpu) { - return (vcpu_get_perf_capabilities(vcpu) & PMU_CAP_FW_WRITES) !=3D 0; + return (vcpu_get_perf_capabilities(vcpu) & PERF_CAP_FW_WRITES) !=3D 0; } =20 static inline struct kvm_pmc *get_fw_gp_pmc(struct kvm_pmu *pmu, u32 msr) @@ -588,7 +588,7 @@ static void intel_pmu_refresh(struct kvm_vcpu *vcpu) =20 perf_capabilities =3D vcpu_get_perf_capabilities(vcpu); if (intel_pmu_lbr_is_compatible(vcpu) && - (perf_capabilities & PMU_CAP_LBR_FMT)) + (perf_capabilities & PERF_CAP_LBR_FMT)) memcpy(&lbr_desc->records, &vmx_lbr_caps, sizeof(vmx_lbr_caps)); else lbr_desc->records.nr =3D 0; @@ -787,7 +787,7 @@ static bool intel_pmu_is_mediated_pmu_supported(struct = x86_pmu_capability *host_ * Require v4+ for MSR_CORE_PERF_GLOBAL_STATUS_SET, and full-width * writes so that KVM can precisely load guest counter values. */ - return host_pmu->version >=3D 4 && host_perf_cap & PMU_CAP_FW_WRITES; + return host_pmu->version >=3D 4 && host_perf_cap & PERF_CAP_FW_WRITES; } =20 struct kvm_pmu_ops intel_pmu_ops __initdata =3D { diff --git a/arch/x86/kvm/vmx/vmx.c b/arch/x86/kvm/vmx/vmx.c index 7b0b51809f0e..93b87f9e6dfd 100644 --- a/arch/x86/kvm/vmx/vmx.c +++ b/arch/x86/kvm/vmx/vmx.c @@ -2127,7 +2127,7 @@ u64 vmx_get_supported_debugctl(struct kvm_vcpu *vcpu,= bool host_initiated) (host_initiated || guest_cpu_cap_has(vcpu, X86_FEATURE_BUS_LOCK_DETEC= T))) debugctl |=3D DEBUGCTLMSR_BUS_LOCK_DETECT; =20 - if ((kvm_caps.supported_perf_cap & PMU_CAP_LBR_FMT) && + if ((kvm_caps.supported_perf_cap & PERF_CAP_LBR_FMT) && (host_initiated || intel_pmu_lbr_is_enabled(vcpu))) debugctl |=3D DEBUGCTLMSR_LBR | DEBUGCTLMSR_FREEZE_LBRS_ON_PMI; =20 @@ -2412,9 +2412,9 @@ int vmx_set_msr(struct kvm_vcpu *vcpu, struct msr_dat= a *msr_info) vmx->pt_desc.guest.addr_a[index / 2] =3D data; break; case MSR_IA32_PERF_CAPABILITIES: - if (data & PMU_CAP_LBR_FMT) { - if ((data & PMU_CAP_LBR_FMT) !=3D - (kvm_caps.supported_perf_cap & PMU_CAP_LBR_FMT)) + if (data & PERF_CAP_LBR_FMT) { + if ((data & PERF_CAP_LBR_FMT) !=3D + (kvm_caps.supported_perf_cap & PERF_CAP_LBR_FMT)) return 1; if (!cpuid_model_is_consistent(vcpu)) return 1; @@ -7786,7 +7786,7 @@ void vmx_vcpu_after_set_cpuid(struct kvm_vcpu *vcpu) =20 static __init u64 vmx_get_perf_capabilities(void) { - u64 perf_cap =3D PMU_CAP_FW_WRITES; + u64 perf_cap =3D PERF_CAP_FW_WRITES; u64 host_perf_cap =3D 0; =20 if (!enable_pmu) @@ -7807,7 +7807,7 @@ static __init u64 vmx_get_perf_capabilities(void) if (!vmx_lbr_caps.has_callstack) memset(&vmx_lbr_caps, 0, sizeof(vmx_lbr_caps)); else if (vmx_lbr_caps.nr) - perf_cap |=3D host_perf_cap & PMU_CAP_LBR_FMT; + perf_cap |=3D host_perf_cap & PERF_CAP_LBR_FMT; } =20 if (vmx_pebs_supported()) { --=20 2.50.1.565.gc32cd1483b-goog