From nobody Sun Oct 5 09:09:57 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 73DF8217654; Wed, 6 Aug 2025 07:12:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754464364; cv=none; b=XhQCUjSP7oWgoTQgVmJT2xVIFu8ZuORpigSNq9ll2tX9eE7T0NeNm/fLOX02/JL28av/sgyEaq1ObDY8jsffTxhTPf3J5MWP+IV2t/u9+9Yba5YGc/O0u0BSc3jDMY7CklEd3Ul9fwvQ8KT09E4jkgCMetW4IJvPGjpyQDWLROQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754464364; c=relaxed/simple; bh=cIAr7hX9JiXLgy/bJuuk9DysHYnLWEUmQ0XiRE4jrbM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=ut2++eVdmCb5F6xV4S2kZETeu05tHuX2B6NQNWRGERe0TjSo+vIszc40Sg5BJ85t/Eww28Z2h/Is3Hp0OUs6hyDWiYsUdmQUIqOBGBQGhcDWnydBC442KilKvD0wdmRUfeh4ftN5wRGSf7SmSuEGyHMOOjF8PTk1m2HDBunTEng= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=jIslA7I2; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="jIslA7I2" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5766P2LY021958; Wed, 6 Aug 2025 07:12:39 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Lb1+Aq6+qC+nOSDWBkJ/QSESxf1BgcoqAL6KCNLsQcI=; b=jIslA7I2TyDenk0X wjD+zlj42Z9Ol3VZcOb6sADt2a3DgTw90LEIKcc2P8GMgdn4zbsnJpWhoZTVXA5g M6MuLtLNfKrSM/Xd8vn46YtOGKpDsH6qeaCLQpGTP4lBMw7J1Pt6jqQ88Og+d6c2 p6/X9PqIKZmyYkLnLU6gKNsFP/DgGWwnhpuoFH1WptbOnqCtj3PGaXn1Yxq5WQzS AkOcQOT1PnICQKOK/gpYM/a9b2+ueSNgMhaRu3ZR84rxdmZqFfAAdELf0PO3nB8c 6WCwKGSqtJeagXOB5RbvUhNVUhOIVNCgPqLgDcS9Svvsi5Ne4rHzwzZXvLaq8RdY QrwxAA== Received: from nalasppmta03.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48bpy89p6m-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 06 Aug 2025 07:12:38 +0000 (GMT) Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA03.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 5767Cc6R002026 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 6 Aug 2025 07:12:38 GMT Received: from cse-cd01-lnx.ap.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.10; Wed, 6 Aug 2025 00:12:35 -0700 From: Yongxing Mou Date: Wed, 6 Aug 2025 15:12:03 +0800 Subject: [PATCH v5 1/2] arm64: dts: qcom: qcs8300: add display dt nodes for MDSS, DPU, DisplayPort and eDP PHY Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20250806-dts_qcs8300-v5-1-60c554ec3974@quicinc.com> References: <20250806-dts_qcs8300-v5-0-60c554ec3974@quicinc.com> In-Reply-To: <20250806-dts_qcs8300-v5-0-60c554ec3974@quicinc.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , Yongxing Mou X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1754464352; l=6991; i=quic_yongmou@quicinc.com; s=20241121; h=from:subject:message-id; bh=cIAr7hX9JiXLgy/bJuuk9DysHYnLWEUmQ0XiRE4jrbM=; b=mwfdqe+5+AdlrlW6Yd0tJ43WecAtRZynME/MDi9mHw1cbfMR+Hfw9jW/5tqbh2nFCDwQ8Bb8q adDDFZHsgUnCcdiF1f9Ii5jCAZCg5usrGcOdxT+iNNps9Y04m+buZyB X-Developer-Key: i=quic_yongmou@quicinc.com; a=ed25519; pk=zeCnFRUqtOQMeFvdwex2M5o0Yf67UHYfwCyBRQ3kFbU= X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: KyXwzpUrXoS3m7bhjgwduizPDm5Ddu2u X-Proofpoint-ORIG-GUID: KyXwzpUrXoS3m7bhjgwduizPDm5Ddu2u X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODA2MDAwOSBTYWx0ZWRfXz2e8eUk/22GI ywM96fu43daBHNoAs0keX4LUKXmI6Ce5FDnp4IVGEFM9+hLWE2hQLfbGU170H1MkZ2tsuw7bmgy afmeVWv1piThuGiiSy3aGlZ81DrrN2JKytGZDldHYpaWq6o8KohDo9VddSvv+kqBezxeLY5+Y3t SHjPTE6LK5UuliY0dR4/llUVYmBQNljQw4xoyCSrhj//naJYCSY8GnmGgBZjpUIMA/X2rCNLSIp 0/1+NHfmkzcdS+ifYeyMN3q0KafSUMQ1eat6CG/SAjr7Zc+7cB88PBHe4addnyat8lD7tKuaHmC lg/MIzBSkKB17j2IMGGuPxw/P9BzdoBPiZTA8ZrVD+gsvB6fYdnTKIljAAggUKh59x7L+viGH3z 7lKdAeh0 X-Authority-Analysis: v=2.4 cv=GrlC+l1C c=1 sm=1 tr=0 ts=68930066 cx=c_pps a=ouPCqIW2jiPt+lZRy3xVPw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=GEpy-HfZoHoA:10 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=COk6AnOGAAAA:8 a=k9CZhLnHGQvBtwWlxu8A:9 a=JBB5uz8KjpbwDQ-_:21 a=QEXdDO2ut3YA:10 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-06_01,2025-08-04_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 malwarescore=0 clxscore=1015 suspectscore=0 priorityscore=1501 phishscore=0 adultscore=0 bulkscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508060009 Add devicetree changes to enable MDSS display-subsystem, display-controller(DPU), DisplayPort controller and eDP PHY for Qualcomm QCS8300 platform. Signed-off-by: Yongxing Mou Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/qcs8300.dtsi | 215 ++++++++++++++++++++++++++++++= +++- 1 file changed, 214 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/qcom/qcs8300.dtsi b/arch/arm64/boot/dts/qc= om/qcs8300.dtsi index 7ada029c32c1f2d0488a3fd1be603887c64bf4f9..056fdd9c97d4e6edc419fa16a22= 0d5d6eab97644 100644 --- a/arch/arm64/boot/dts/qcom/qcs8300.dtsi +++ b/arch/arm64/boot/dts/qcom/qcs8300.dtsi @@ -4308,6 +4308,217 @@ camcc: clock-controller@ade0000 { #power-domain-cells =3D <1>; }; =20 + mdss: display-subsystem@ae00000 { + compatible =3D "qcom,qcs8300-mdss"; + reg =3D <0x0 0x0ae00000 0x0 0x1000>; + reg-names =3D "mdss"; + + interrupts =3D ; + + clocks =3D <&dispcc MDSS_DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc MDSS_DISP_CC_MDSS_MDP_CLK>; + + resets =3D <&dispcc MDSS_DISP_CC_MDSS_CORE_BCR>; + + interconnects =3D <&mmss_noc MASTER_MDP0 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&mmss_noc MASTER_MDP1 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_DISPLAY_CFG QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "mdp0-mem", + "mdp1-mem", + "cpu-cfg"; + + power-domains =3D <&dispcc MDSS_DISP_CC_MDSS_CORE_GDSC>; + + iommus =3D <&apps_smmu 0x1000 0x402>; + + interrupt-controller; + #interrupt-cells =3D <1>; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + status =3D "disabled"; + + mdss_mdp: display-controller@ae01000 { + compatible =3D "qcom,qcs8300-dpu", "qcom,sa8775p-dpu"; + reg =3D <0x0 0x0ae01000 0x0 0x8f000>, + <0x0 0x0aeb0000 0x0 0x2008>; + reg-names =3D "mdp", "vbif"; + + interrupts-extended =3D <&mdss 0>; + + clocks =3D <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc MDSS_DISP_CC_MDSS_AHB_CLK>, + <&dispcc MDSS_DISP_CC_MDSS_MDP_LUT_CLK>, + <&dispcc MDSS_DISP_CC_MDSS_MDP_CLK>, + <&dispcc MDSS_DISP_CC_MDSS_VSYNC_CLK>; + clock-names =3D "bus", + "iface", + "lut", + "core", + "vsync"; + + assigned-clocks =3D <&dispcc MDSS_DISP_CC_MDSS_VSYNC_CLK>; + assigned-clock-rates =3D <19200000>; + + operating-points-v2 =3D <&mdp_opp_table>; + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + dpu_intf0_out: endpoint { + remote-endpoint =3D <&mdss_dp0_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-375000000 { + opp-hz =3D /bits/ 64 <375000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-500000000 { + opp-hz =3D /bits/ 64 <500000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + + opp-575000000 { + opp-hz =3D /bits/ 64 <575000000>; + required-opps =3D <&rpmhpd_opp_turbo>; + }; + + opp-650000000 { + opp-hz =3D /bits/ 64 <650000000>; + required-opps =3D <&rpmhpd_opp_turbo_l1>; + }; + }; + }; + + mdss_dp0_phy: phy@aec2a00 { + compatible =3D "qcom,qcs8300-edp-phy", "qcom,sa8775p-edp-phy"; + + reg =3D <0x0 0x0aec2a00 0x0 0x19c>, + <0x0 0x0aec2200 0x0 0xec>, + <0x0 0x0aec2600 0x0 0xec>, + <0x0 0x0aec2000 0x0 0x1c8>; + + clocks =3D <&dispcc MDSS_DISP_CC_MDSS_DPTX0_AUX_CLK>, + <&dispcc MDSS_DISP_CC_MDSS_AHB_CLK>; + clock-names =3D "aux", + "cfg_ahb"; + + power-domains =3D <&rpmhpd RPMHPD_MX>; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + + mdss_dp0: displayport-controller@af54000 { + compatible =3D "qcom,qcs8300-dp"; + + reg =3D <0x0 0x0af54000 0x0 0x200>, + <0x0 0x0af54200 0x0 0x200>, + <0x0 0x0af55000 0x0 0xc00>, + <0x0 0x0af56000 0x0 0x400>; + + interrupts-extended =3D <&mdss 12>; + + clocks =3D <&dispcc MDSS_DISP_CC_MDSS_AHB_CLK>, + <&dispcc MDSS_DISP_CC_MDSS_DPTX0_AUX_CLK>, + <&dispcc MDSS_DISP_CC_MDSS_DPTX0_LINK_CLK>, + <&dispcc MDSS_DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, + <&dispcc MDSS_DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc MDSS_DISP_CC_MDSS_DPTX0_PIXEL1_CLK>, + <&dispcc MDSS_DISP_CC_MDSS_DPTX0_PIXEL2_CLK>, + <&dispcc MDSS_DISP_CC_MDSS_DPTX0_PIXEL3_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel", + "stream_2_pixel", + "stream_3_pixel"; + assigned-clocks =3D <&dispcc MDSS_DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, + <&dispcc MDSS_DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc MDSS_DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>, + <&dispcc MDSS_DISP_CC_MDSS_DPTX0_PIXEL2_CLK_SRC>, + <&dispcc MDSS_DISP_CC_MDSS_DPTX0_PIXEL3_CLK_SRC>; + assigned-clock-parents =3D <&mdss_dp0_phy 0>, + <&mdss_dp0_phy 1>, + <&mdss_dp0_phy 1>, + <&mdss_dp0_phy 1>, + <&mdss_dp0_phy 1>; + phys =3D <&mdss_dp0_phy>; + phy-names =3D "dp"; + + operating-points-v2 =3D <&dp_opp_table>; + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dp0_in: endpoint { + remote-endpoint =3D <&dpu_intf0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp0_out: endpoint { }; + }; + }; + + dp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-160000000 { + opp-hz =3D /bits/ 64 <160000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-270000000 { + opp-hz =3D /bits/ 64 <270000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-540000000 { + opp-hz =3D /bits/ 64 <540000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-810000000 { + opp-hz =3D /bits/ 64 <810000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + }; + }; + }; + dispcc: clock-controller@af00000 { compatible =3D "qcom,sa8775p-dispcc0"; reg =3D <0x0 0x0af00000 0x0 0x20000>; @@ -4315,7 +4526,9 @@ dispcc: clock-controller@af00000 { <&rpmhcc RPMH_CXO_CLK>, <&rpmhcc RPMH_CXO_CLK_A>, <&sleep_clk>, - <0>, <0>, <0>, <0>, + <&mdss_dp0_phy 0>, + <&mdss_dp0_phy 1>, + <0>, <0>, <0>, <0>, <0>, <0>; power-domains =3D <&rpmhpd RPMHPD_MMCX>; #clock-cells =3D <1>; --=20 2.34.1 From nobody Sun Oct 5 09:09:57 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2D59521ABC8; Wed, 6 Aug 2025 07:12:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754464366; cv=none; b=fPaNDLZ+voIhEPvXVPWBnNuC35FXmgcvoE2nV95EBGV3CYCINVXw1sLZuPKL5SI1Mg0yjhx/RsRcPqaFPqNpN2e57SXKkVBdMvpS8Y4/+t6DSr9c4pFbkQtDJ8sI5jSLE7PJha7071v1BlPt/t/oJx094g1q7vZGN++jxJAQ1LU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754464366; c=relaxed/simple; bh=sWikO/yA+jCpGRWkJGmchmSFpEgc1QhUUsXI5LYcgAo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=WMSJhW72p7HrOi7B6CaQLLyXMmg424uw17H0dGWqeNYwdLUAPwU6m4usEW73tsd9jqM+R6kmInkvtryxvoFq7rQw7dRECDVSEd8+ut+1HOBwZZ1aDRjpTS92ewPHx23Aj9mkzrhJ9W1C3liJIo7OdGQz9E7RLQXfQnARplKnkk4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=Azgf74C6; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="Azgf74C6" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5765kETP025034; Wed, 6 Aug 2025 07:12:42 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= J32qCI4PQUCDfbKJOXvr8lws0JXPDymnUaOhi+/cs4Y=; b=Azgf74C6vWJsC/N0 RMx9NGLKyfg1rGs0ADuSmJhd6RIILDBJ1r1PSJSRRcREXTo29dScAwWFsa9Ew+f6 rOwz1HJqpbsTLYCyufWF65lrlqM95oB/cpTzZNjEUeNTKAB+3+6M4HAhSPsgYCR9 lhpm/gG7ybspuGDlBbFiihs8rnRJMoN19PTkFZ+HNbLqjzDcFnXtzVX4kqMPd5Eo PZw43KBEcIg+c8FN0gMhKAOXVm7FyJwxnC5V1ydinWdUn7zVzG0UnYkTRQNftI2d gA+YPkMTcSCGi9K+rZ355xfT3KQBD+D/aGT2EFfKpE3+3zWejfS9OfrDNDrPEiGc NsQr9A== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48bpvysvyj-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 06 Aug 2025 07:12:42 +0000 (GMT) Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 5767Cex2013586 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 6 Aug 2025 07:12:41 GMT Received: from cse-cd01-lnx.ap.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.10; Wed, 6 Aug 2025 00:12:38 -0700 From: Yongxing Mou Date: Wed, 6 Aug 2025 15:12:04 +0800 Subject: [PATCH v5 2/2] arm64: dts: qcom: qcs8300-ride: Enable Display Port Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20250806-dts_qcs8300-v5-2-60c554ec3974@quicinc.com> References: <20250806-dts_qcs8300-v5-0-60c554ec3974@quicinc.com> In-Reply-To: <20250806-dts_qcs8300-v5-0-60c554ec3974@quicinc.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , Yongxing Mou X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1754464352; l=1716; i=quic_yongmou@quicinc.com; s=20241121; h=from:subject:message-id; bh=sWikO/yA+jCpGRWkJGmchmSFpEgc1QhUUsXI5LYcgAo=; b=clKzlPt0Wp2RyO84TZNgkWRnx54gvgQ9HUr0D+2jz8Xw3N1da5IOVkXVFSY0UVemaNm9Ds1+Y BZZOLOc8j3MAQ2d74gQDK6Yx57A1oqMjTIG/uVtkuQ81ALBT9P9P7X4 X-Developer-Key: i=quic_yongmou@quicinc.com; a=ed25519; pk=zeCnFRUqtOQMeFvdwex2M5o0Yf67UHYfwCyBRQ3kFbU= X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: C-UtsxNMHMVjXp635SNnGvZ3DZuBg_J8 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODA2MDAwOSBTYWx0ZWRfX99eu+96ZCjAB G22h6rr+gH6pulklibyEuOaycOS47TUE+zaKOP2sKi2T9ZXdJKpwJICUmcF+yBQZ6Bpx3y4o8A3 KS5hHtPvX/0qDr8kk5W3s6BZABU4bfTkPzV90qsbzttCWzT1F9rL15ShEG59QWmwK+mbwJyQbsj 6cP8k7SMilOjdx2k0gETe4MyYggLcbXOoss4Y5OYxlD6d9b+WzCZw3BOE9xpvaQNImX9uNN0RYi cOND5PmAEoJy0RXcHWRB69Fc16kTehsMLj5rgyF40Zi4fPH9PvU+SGuibdsX5GFkJ9GY340uCbb GxlUSoDpWFgmvfZ7r626g9XQdbcbSHJaB/iaurcJPFXvGI/jlNjqE61/TJpQxGo+M3a3+WJ8MMj TIZzKsM4 X-Proofpoint-ORIG-GUID: C-UtsxNMHMVjXp635SNnGvZ3DZuBg_J8 X-Authority-Analysis: v=2.4 cv=NsLRc9dJ c=1 sm=1 tr=0 ts=6893006a cx=c_pps a=ouPCqIW2jiPt+lZRy3xVPw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=GEpy-HfZoHoA:10 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=COk6AnOGAAAA:8 a=hl7K7QAjLFuWH7Qs_DcA:9 a=QEXdDO2ut3YA:10 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-06_01,2025-08-04_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 priorityscore=1501 impostorscore=0 bulkscore=0 phishscore=0 adultscore=0 malwarescore=0 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508060009 Enable DPTX0 along with their corresponding PHYs for qcs8300-ride platform. Signed-off-by: Yongxing Mou --- arch/arm64/boot/dts/qcom/qcs8300-ride.dts | 42 +++++++++++++++++++++++++++= ++++ 1 file changed, 42 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/qcs8300-ride.dts b/arch/arm64/boot/dt= s/qcom/qcs8300-ride.dts index 8c166ead912c589c01d2bc7d13fa1b6892f6252b..850e9f4f0ea5cd95d08107b17f3= b124d0a74ce35 100644 --- a/arch/arm64/boot/dts/qcom/qcs8300-ride.dts +++ b/arch/arm64/boot/dts/qcom/qcs8300-ride.dts @@ -23,6 +23,18 @@ chosen { stdout-path =3D "serial0:115200n8"; }; =20 + dp0-connector { + compatible =3D "dp-connector"; + label =3D "DP0"; + type =3D "full-size"; + + port { + dp0_connector_in: endpoint { + remote-endpoint =3D <&mdss_dp0_out>; + }; + }; + }; + regulator-usb2-vbus { compatible =3D "regulator-fixed"; regulator-name =3D "USB2_VBUS"; @@ -308,6 +320,30 @@ &iris { status =3D "okay"; }; =20 +&mdss { + status =3D "okay"; +}; + +&mdss_dp0 { + pinctrl-0 =3D <&dp_hot_plug_det>; + pinctrl-names =3D "default"; + + status =3D "okay"; +}; + +&mdss_dp0_out { + data-lanes =3D <0 1 2 3>; + link-frequencies =3D /bits/ 64 <1620000000 2700000000 5400000000 81000000= 00>; + remote-endpoint =3D <&dp0_connector_in>; +}; + +&mdss_dp0_phy { + vdda-phy-supply =3D <&vreg_l5a>; + vdda-pll-supply =3D <&vreg_l4a>; + + status =3D "okay"; +}; + &qupv3_id_0 { status =3D "okay"; }; @@ -348,6 +384,12 @@ ethernet0_mdio: ethernet0-mdio-pins { bias-pull-up; }; }; + + dp_hot_plug_det: dp-hot-plug-det-state { + pins =3D "gpio94"; + function =3D "edp0_hot"; + bias-disable; + }; }; =20 &uart7 { --=20 2.34.1