From nobody Sun Oct 5 14:17:06 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DF06C227581 for ; Mon, 4 Aug 2025 06:17:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754288255; cv=none; b=nXsv+88cLSA5CTFgaflBa/I5BNSu8x+lTcsuyUFgovL9FO/XyWL6kYVbQTq7+T4ffAlU0Wep7pUNruKUmMnFb5zTOJPG+Gn9AcwF1t2u2Tl3XlIvhkORnuydiSzu7cA/dTdeF/llkDvkI3YEifHtiHpxAK7JiKjmFkVWLOay8vY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754288255; c=relaxed/simple; bh=Vb8zSFeny9Mn5Mnh5tC6qBnhcPG/9X4otYwJ8MQHApU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=o5592XjwzI8smCf1zbtkdSwqJ+dwi5azeS7gsVc/kv4hEA7+vOqc54eUcjCN5kEJXTigxy77qdAOnxaSzL52JCnnxYpDtzpIm8+YTwSZ9/l3zAsAF9d6o1/8FLLjFgf2IXslKfeCOhAP9zFHjbK/jxkTt6K9EH+15mS+/Eb4BB4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=aT7hYFmr; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="aT7hYFmr" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 573Kl78l030930 for ; Mon, 4 Aug 2025 06:17:33 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=50GtYEJCfQ/ Uqag1R29mtHEPwViuyqpM/qEJkSrzU7c=; b=aT7hYFmr+tVABZw0E7+9sqDEWA2 pmvjusWYDmdq/5c0BZbTRhsPAyZ29SKVjGCcLhJpCeO3aP7DAFTyoK3a6eWEzahI wjcu76mahoBDPs/SLz9jQGuTVlyvMwM0SOH4cQa+/XATCg4Q+8rRsXLVYg8FCZXU aE5IHZyMXdatTGEkzbuotuL952O7n8SnN+zgts+pWjgSs2WkBcP073wlyES5gXKc 8K92Lrj0bjRlpTjDU80ugMRucdg0/ncYu52VV29C+ItVy1drJ5h8z4RHOAihYQiH FNlZbCdb+ATZNmDySy8rtARr0kyFdZKELd/55bQwpRiJCPgUXcJPh5lTCxQ== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48a2ke1rwf-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Mon, 04 Aug 2025 06:17:32 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-23ff7d61fb7so43021695ad.1 for ; Sun, 03 Aug 2025 23:17:32 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1754288252; x=1754893052; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=50GtYEJCfQ/Uqag1R29mtHEPwViuyqpM/qEJkSrzU7c=; b=Ia1yjmn3Vln06wqnGWhlPh7sfeQ5j1EnSHYInI0Zh9jRn63Iy2b3PEEzxp1KcjQznk ritoLCplylYks5XhK0H2tQM3O3LYJ0AzyQHsKjTFEi/3bjso9A9PG/UfQ4CdE+jeimg5 i0YFU94ytQdRlMozJQs3mzuBUhkQEhYsZnnawfCkGC75+x3ubfhBgJxHVuQVqI0+A/Fp h5r9Z6mfaSEbeJzVhs3+J1x0tu0fHZ63cr7xLv/MerOpxgO2kkfQKinyrPakccsyo0fo ruZFxI+/LbW7TL7P+rTVE11ApUAAFykcp2HmE/SEfOrk24bGV9wHBYwbnp83yzV3jMXs tC/A== X-Forwarded-Encrypted: i=1; AJvYcCV6LGqkCrX9VwYOhZZ1p7mYrg1dPf1dz8fqSSdslB9R0d8sP63cCGPzKh5YsYBpCd4dl2aSB3xJyMM2MA4=@vger.kernel.org X-Gm-Message-State: AOJu0YxvjQO+Lq3fXVDHW+6RHrs/hdRsxee1eUFQEibrq2Tq4Kn3OB3j VOwCo+yzroG1dn7SemNb9Iu2Nv3FI4OcCw562Utod8IN1M21+YouzJyuj7qwazj3Ezdm0FCAtfl 8hd2JPZ2WMNIDI0ByAgVu7RtE2B43FwshKyQE2zQlC3JMRnpnR3uTkkfP+LFJHfqs9/ipUftZXF 8= X-Gm-Gg: ASbGncv7B9ATasKfl14MncydrCoCMHhO3l6NEzG4yMqDetqcYM6+K6ZPlq+EwHHbNvp IBLfxpt3Bpoa7LyascQ5K9KEnX5Bwy/1uwhdhuY7OJ5o3ezEOU1MZ93wlg2v9quIHs2GULPI3ml BXJc6O2CS4Rt25Q2k1Uu9gbqtQBn+gyZyy9LQujAoDRl8lOCAKrfnEKghdsqsfdE3+FNTEhYnr7 xPBQIbRnuPfYpWZaVxFkdv+oReBPsFIsHJxyy2McUWT4GKz5lL7sXHf/ErRJ7jdHwVmpUHTwWkT pXR+7AU3yVihVGhJ7fR5IgnGCu0CWf59fsM+VnLZTXNw+j00Bx1OxdUVlPmY8Pke1NcGhGQ8pY+ oN0A= X-Received: by 2002:a17:902:c40c:b0:236:71a5:4417 with SMTP id d9443c01a7336-24200a169edmr235712995ad.5.1754288251664; Sun, 03 Aug 2025 23:17:31 -0700 (PDT) X-Google-Smtp-Source: AGHT+IEfN2UJUX+L9dSi8Tgo2s/JfDt8ZbHOrN0aP2e4dj6A+JPWF/6iQx7ag6yTrO2qmk9i2l6bgQ== X-Received: by 2002:a17:902:c40c:b0:236:71a5:4417 with SMTP id d9443c01a7336-24200a169edmr235712505ad.5.1754288251179; Sun, 03 Aug 2025 23:17:31 -0700 (PDT) Received: from a3fd830d25f9.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-241e8976f08sm99786785ad.103.2025.08.03.23.17.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 03 Aug 2025 23:17:30 -0700 (PDT) From: Raviteja Laggyshetty To: Georgi Djakov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio , Sibi Sankar , Odelu Kukatla , Mike Tipton , Imran Shaik Cc: linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Raviteja Laggyshetty Subject: [PATCH V2 2/2] arm64: dts: qcom: qcs615: Add OSM l3 interconnect provider node and CPU OPP tables to scale DDR/L3 Date: Mon, 4 Aug 2025 06:15:36 +0000 Message-ID: <20250804061536.110-3-raviteja.laggyshetty@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250804061536.110-1-raviteja.laggyshetty@oss.qualcomm.com> References: <20250804061536.110-1-raviteja.laggyshetty@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-ORIG-GUID: 2g0dwQwxrKdvoz3rKcutvJ8aZ9SVnvim X-Authority-Analysis: v=2.4 cv=TMNFS0la c=1 sm=1 tr=0 ts=6890507c cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=2OwXVqhp2XgA:10 a=COk6AnOGAAAA:8 a=EUspDBNiAAAA:8 a=1ISD4PbNEMn50PZ00O0A:9 a=1OuFwYUASf3TG4hYMiVC:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODA0MDAzMSBTYWx0ZWRfX1ijrk/Q/2g8J Hc+8509yyWleqO06owBsfznLGxJkoeuHUrJoU9yfR6lX7UgZa+nvkbry5wiI2+Ivbg6K/YLFMIx zLRY9sIe869zVQZOm+ad62SUttA2r5x0z7hUv5cIz9ft6f2VnMT5k5jJqNLgy/VeiLYLnXR+/pz yyBmoYt09iadoYLL1YUUSumNu/oB9gN5l7B2Pw1YX2VGHxAQCv+EQ7Qubl6vHP7KlekU+XJNOU8 dzaiyud3eNLVbZsXfwIzyiqgQs0Ep1CKakOfJ1SU8Gfl5nPqc4NRyabHzg01Dt3hQyEGzuaYAGg /r+bX4lEo/FHY+OhBX84L6HF56sQVGDde7tN1J1Z6OVk+jXnbdcgkftJXN01gxyWQ5ge3xxxPW3 qKBnb/fXbMqjANqKIIll+VKSaOarctOj8rN5Acb61QX2O015kKTXNlwAeWCBMBetirSq+CBe X-Proofpoint-GUID: 2g0dwQwxrKdvoz3rKcutvJ8aZ9SVnvim X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-04_02,2025-08-04_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 spamscore=0 phishscore=0 malwarescore=0 clxscore=1015 impostorscore=0 lowpriorityscore=0 adultscore=0 mlxlogscore=999 bulkscore=0 priorityscore=1501 mlxscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2505280000 definitions=main-2508040031 Content-Type: text/plain; charset="utf-8" Add Operation State Manager (OSM) L3 interconnect provide node and OPP tables required to scale DDR and L3 per freq-domain on QCS615 SoC. As QCS615 and SM8150 SoCs have same OSM hardware, added SM8150 compatible as fallback for QCS615 OSM device node. Depends-on: <20250702-qcs615-mm-cpu-dt-v4-v5-3-df24896cbb26@quicinc.com> Signed-off-by: Raviteja Laggyshetty Signed-off-by: Imran Shaik --- arch/arm64/boot/dts/qcom/sm6150.dtsi | 148 +++++++++++++++++++++++++++ 1 file changed, 148 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm6150.dtsi b/arch/arm64/boot/dts/qco= m/sm6150.dtsi index e033b53f0f0f..d81e7daf9b5c 100644 --- a/arch/arm64/boot/dts/qcom/sm6150.dtsi +++ b/arch/arm64/boot/dts/qcom/sm6150.dtsi @@ -7,6 +7,7 @@ #include #include #include +#include #include #include #include @@ -33,6 +34,10 @@ cpu0: cpu@0 { dynamic-power-coefficient =3D <100>; next-level-cache =3D <&l2_0>; #cooling-cells =3D <2>; + operating-points-v2 =3D <&cpu0_opp_table>; + interconnects =3D <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&osm_l3 MASTER_OSM_L3_APPS &osm_l3 SLAVE_OSM_L3>; =20 l2_0: l2-cache { compatible =3D "cache"; @@ -52,6 +57,10 @@ cpu1: cpu@100 { capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; next-level-cache =3D <&l2_100>; + operating-points-v2 =3D <&cpu0_opp_table>; + interconnects =3D <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&osm_l3 MASTER_OSM_L3_APPS &osm_l3 SLAVE_OSM_L3>; =20 l2_100: l2-cache { compatible =3D "cache"; @@ -71,6 +80,10 @@ cpu2: cpu@200 { capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; next-level-cache =3D <&l2_200>; + operating-points-v2 =3D <&cpu0_opp_table>; + interconnects =3D <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&osm_l3 MASTER_OSM_L3_APPS &osm_l3 SLAVE_OSM_L3>; =20 l2_200: l2-cache { compatible =3D "cache"; @@ -90,6 +103,10 @@ cpu3: cpu@300 { capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; next-level-cache =3D <&l2_300>; + operating-points-v2 =3D <&cpu0_opp_table>; + interconnects =3D <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&osm_l3 MASTER_OSM_L3_APPS &osm_l3 SLAVE_OSM_L3>; =20 l2_300: l2-cache { compatible =3D "cache"; @@ -109,6 +126,10 @@ cpu4: cpu@400 { capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; next-level-cache =3D <&l2_400>; + operating-points-v2 =3D <&cpu0_opp_table>; + interconnects =3D <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&osm_l3 MASTER_OSM_L3_APPS &osm_l3 SLAVE_OSM_L3>; =20 l2_400: l2-cache { compatible =3D "cache"; @@ -128,6 +149,10 @@ cpu5: cpu@500 { capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; next-level-cache =3D <&l2_500>; + operating-points-v2 =3D <&cpu0_opp_table>; + interconnects =3D <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&osm_l3 MASTER_OSM_L3_APPS &osm_l3 SLAVE_OSM_L3>; =20 l2_500: l2-cache { compatible =3D "cache"; @@ -148,6 +173,10 @@ cpu6: cpu@600 { dynamic-power-coefficient =3D <404>; next-level-cache =3D <&l2_600>; #cooling-cells =3D <2>; + operating-points-v2 =3D <&cpu6_opp_table>; + interconnects =3D <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&osm_l3 MASTER_OSM_L3_APPS &osm_l3 SLAVE_OSM_L3>; =20 l2_600: l2-cache { compatible =3D "cache"; @@ -167,6 +196,10 @@ cpu7: cpu@700 { capacity-dmips-mhz =3D <1740>; dynamic-power-coefficient =3D <404>; next-level-cache =3D <&l2_700>; + operating-points-v2 =3D <&cpu6_opp_table>; + interconnects =3D <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&osm_l3 MASTER_OSM_L3_APPS &osm_l3 SLAVE_OSM_L3>; =20 l2_700: l2-cache { compatible =3D "cache"; @@ -219,6 +252,111 @@ l3_0: l3-cache { }; }; =20 + cpu0_opp_table: opp-table-cpu0 { + compatible =3D "operating-points-v2"; + opp-shared; + + opp-300000000 { + opp-hz =3D /bits/ 64 <300000000>; + opp-peak-kBps =3D <(300000 * 4) (300000 * 16)>; + }; + + opp-576000000 { + opp-hz =3D /bits/ 64 <576000000>; + opp-peak-kBps =3D <(300000 * 4) (576000 * 16)>; + }; + + opp-748800000 { + opp-hz =3D /bits/ 64 <748800000>; + opp-peak-kBps =3D <(300000 * 4) (576000 * 16)>; + }; + + opp-998400000 { + opp-hz =3D /bits/ 64 <998400000>; + opp-peak-kBps =3D <(451000 * 4) (806400 * 16)>; + }; + + opp-1209600000 { + opp-hz =3D /bits/ 64 <1209600000>; + opp-peak-kBps =3D <(547000 * 4) (1017600 * 16)>; + }; + + opp-1363200000 { + opp-hz =3D /bits/ 64 <1363200000>; + opp-peak-kBps =3D <(768000 * 4) (1209600 * 16)>; + }; + + opp-1516800000 { + opp-hz =3D /bits/ 64 <1516800000>; + opp-peak-kBps =3D <(768000 * 4) (1209600 * 16)>; + }; + + opp-1593600000 { + opp-hz =3D /bits/ 64 <1593600000>; + opp-peak-kBps =3D <(1017000 * 4) (1363200 * 16)>; + }; + }; + + cpu6_opp_table: opp-table-cpu6 { + compatible =3D "operating-points-v2"; + opp-shared; + + opp-300000000 { + opp-hz =3D /bits/ 64 <300000000>; + opp-peak-kBps =3D <(451000 * 4) (300000 * 16)>; + }; + + opp-652800000 { + opp-hz =3D /bits/ 64 <652800000>; + opp-peak-kBps =3D <(451000 * 4) (576000 * 16)>; + }; + + opp-768000000 { + opp-hz =3D /bits/ 64 <768000000>; + opp-peak-kBps =3D <(451000 * 4) (576000 * 16)>; + }; + + opp-979200000 { + opp-hz =3D /bits/ 64 <979200000>; + opp-peak-kBps =3D <(547000 * 4) (806400 * 16)>; + }; + + opp-1017600000 { + opp-hz =3D /bits/ 64 <1017600000>; + opp-peak-kBps =3D <(547000 * 4) (806400 * 16)>; + }; + + opp-1094400000 { + opp-hz =3D /bits/ 64 <109440000>; + opp-peak-kBps =3D <(1017600 * 4) (940800 * 16)>; + }; + + opp-1209600000 { + opp-hz =3D /bits/ 64 <1209600000>; + opp-peak-kBps =3D <(1017600 * 4) (1017600 * 16)>; + }; + + opp-1363200000 { + opp-hz =3D /bits/ 64 <1363200000>; + opp-peak-kBps =3D <(1555000 * 4) (1209600 * 16)>; + }; + + opp-1516800000 { + opp-hz =3D /bits/ 64 <1516800000>; + opp-peak-kBps =3D <(1555000 * 4) (1209600 * 16)>; + }; + + opp-1708800000 { + opp-hz =3D /bits/ 64 <1708800000>; + opp-peak-kBps =3D <(1555000 * 4) (1363200 * 16)>; + }; + + opp-1900800000 { + opp-hz =3D /bits/ 64 <1900800000>; + opp-peak-kBps =3D <(1555000 * 4) (1363200 * 16)>; + }; + }; + dummy_eud: dummy-sink { compatible =3D "arm,coresight-dummy-sink"; =20 @@ -3624,6 +3762,16 @@ rpmhpd_opp_turbo_l1: opp-9 { }; }; =20 + osm_l3: interconnect@18321000 { + compatible =3D "qcom,qcs615-osm-l3", "qcom,sm8150-osm-l3", "qcom,osm-l3= "; + reg =3D <0 0x18321000 0 0x1400>; + + clocks =3D <&rpmhcc RPMH_CXO_CLK>, <&gcc GPLL0>; + clock-names =3D "xo", "alternate"; + + #interconnect-cells =3D <1>; + }; + usb_1_hsphy: phy@88e2000 { compatible =3D "qcom,qcs615-qusb2-phy"; reg =3D <0x0 0x88e2000 0x0 0x180>; --=20 2.43.0