From nobody Sun Oct 5 16:20:34 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 85F4B23D283 for ; Fri, 1 Aug 2025 10:59:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754046000; cv=none; b=EkqjykPFqnDFu9t8dOdogMPra69jkN0gYGDhlVTbabhjTWMkgdtWbpRLiD6sWYAagI1BvemISkniMO8ChJ03EsFTjnbU2SoxOksxZqRhBCkkyJcen8tRQRMx0fefSLBVCvOgPaiymZpPW/ksXp00RBbdAobibSRIfM6+jyGYi9o= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754046000; c=relaxed/simple; bh=kqM2UJNmrb/fSX3UCt1h9vdMR3u3jBs70+i33jP23cQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=tfnsRrwWU6Q/C64aTbLjbE4y8UprL88IzLYRZCkoS1YlgFAcOk9qU/DsmYE5tVWizAPKmTEFNQiQuI6fyM3zMKJPFqN1GdvSpejWdaymAfOiVMAKkqTw+FLh4LXK0Dk+drZkViqaCWGMuiEX9+0dBAqTHtnqsJK8jwVAsDo8Nxc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=XRwbF60t; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="XRwbF60t" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5715Dfpv010266 for ; Fri, 1 Aug 2025 10:59:58 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= NIoKaKcPZtwiX+swSioauTE3Fw73UI3bAxPdIEpZvFE=; b=XRwbF60tEBBk6ODt VYiH1ChqtyG264CqL7vPESmbgaFhBU4exj1yajxG8x+O4whdfZGpXqBpgSddf8eq d9b+Uxs2CzRKwDoWCseydZIQ2wjfVtHgO+eXJ/J2VRs3W18owUH/mlRuInddgnoS Z5oE+gJookLeITm1zbhcXa6g2ZakGNGiz3K48xM28ZF8TNExZzwmDhKQvs+RVDfH 1/JlPGicDzA5gBvmuOI9+OEzU452wpuZZXZyAdV57ilFP+T+D7yhZoCi63Go4BvF 3qmhdvhb54GCNAAqIzKp6Sjj/KHDUmNqrwEBSdLZhUcZXl4G0M0wzR7Mho2a31p1 C5mjIQ== Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 488q7xs442-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Fri, 01 Aug 2025 10:59:58 +0000 (GMT) Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-23fd8c99dbfso13559735ad.2 for ; Fri, 01 Aug 2025 03:59:58 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1754045997; x=1754650797; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=NIoKaKcPZtwiX+swSioauTE3Fw73UI3bAxPdIEpZvFE=; b=m+YDLQAZbANff0m93F2ihnt5tBlkwNxCcXmQnMEzR30PNCONxo/URd0oFgiBlaio4J 7WnOXUsvsuBJe5zjZz+36hkmttKJTiLUVlPKzNkZMRzJ4ocFh0bp8Ds8vgCSz68O7/yl IN2Hw93K/bOJ5lMMi3kmZu+948PCNiKR0okYBfrbxoQJ8igqvsfOMg5m+2Qe0yyD7doa /9b+1k1LSxvPLaBG5kq0IDdAetuuKtVqHFEY7DRUIKlyyJ24ZeR8OH1cIs20uFb7qt9b pGb334xhTgxH+w2hhyGJ0XxCXAHMBQoUcBwt3sZ4bng8EuFAnnXozLU+xSNm5bL9zw+q M0gA== X-Forwarded-Encrypted: i=1; AJvYcCV+zf6h5CFrMtXTIt2e2kEoGGIwVgHB0iXSP0YolVmYkUhh14+q8QRV3iAKlowDAAb3GIhIRNamnhyl4V0=@vger.kernel.org X-Gm-Message-State: AOJu0Yx7TTTjXKzkMDPs0h4s1iYxoh4Eb2qKVR6rwoh88DLhoHz+umhd W2o7StMrYPtFdR1qSGK2pz9S+y6wZsTswVcP7dMTIScKSQKRzBXPWBvXVfha3bXzf+YHmlnayyv aufkOaqON13DbKpiAWo3iPxcb8Ks4kgy6fMaHr4cWopQP6kTh+LzMUa0OE+nWMwtx4d8= X-Gm-Gg: ASbGncv3lHbvRka4b6Coxi1OAbikV/fCcZ8Lcgc27/4bmnahtGQiSqbXYmEU3UW5+oW VqfT9+cTKm2NDLb2kcW46mHAhmZ6N5QVIUZZqQS8Dm8Gn/a3woO7ZdJp//GliGZbv0jdh5hnfm9 INX1XnlWS6OrVgxXd2ezhjn5ruN0hoccsPwOO7QSpKWBJFSfTnpx425xVkDnKi7rm8032sX6G2L hpgewDg3fqkFv12ZAXHcZPH9FuMF9Rne5Jnznin1UaOBR6E2/5zS43VJ21JzBrCjQ6CzpfPapS/ zz1cSTDGOFdCKX+3qTDfzT2JKugfMw5r79u34MuB70GiJ5hekMG0U1ygCiNSKpn0TpK7/4rjDq4 = X-Received: by 2002:a17:902:cecb:b0:235:1171:6d1d with SMTP id d9443c01a7336-2422a3397a5mr34208755ad.9.1754045997440; Fri, 01 Aug 2025 03:59:57 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGEn3uuJ6/npS5s/+514G69an++VV+1tUUwFkBrCXT2If4SlR2wwHXkuuU7hgP3fLjupXOMCA== X-Received: by 2002:a17:902:cecb:b0:235:1171:6d1d with SMTP id d9443c01a7336-2422a3397a5mr34208495ad.9.1754045997016; Fri, 01 Aug 2025 03:59:57 -0700 (PDT) Received: from hu-krichai-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-31f63f0b4aesm7154395a91.26.2025.08.01.03.59.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 01 Aug 2025 03:59:56 -0700 (PDT) From: Krishna Chaitanya Chundru Date: Fri, 01 Aug 2025 16:29:42 +0530 Subject: [PATCH v4 1/3] arm64: dts: qcom: sc7280: Add wake GPIO Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250801-wake_irq_support-v4-1-6b6639013a1a@oss.qualcomm.com> References: <20250801-wake_irq_support-v4-0-6b6639013a1a@oss.qualcomm.com> In-Reply-To: <20250801-wake_irq_support-v4-0-6b6639013a1a@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , cros-qcom-dts-watchers@chromium.org, Bjorn Helgaas , "Rafael J. Wysocki" , Pavel Machek , Len Brown , Greg Kroah-Hartman , Danilo Krummrich Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, quic_vbadigan@quicinc.com, quic_mrana@quicinc.com, sherry.sun@nxp.com, linux-pm@vger.kernel.org, Krishna Chaitanya Chundru , Konrad Dybcio , Manivannan Sadhasivam X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1754045985; l=1912; i=krishna.chundru@oss.qualcomm.com; s=20230907; h=from:subject:message-id; bh=kqM2UJNmrb/fSX3UCt1h9vdMR3u3jBs70+i33jP23cQ=; b=M/s/K0jsjJjsKJfhnhbfBRl5qzZ/9wMgwvbqgXKoHbhCG9heH2HYi43dpvsIGG/PbDoEsSmGz iaqUUYq392wDy1UfbMk184tHI//wD72iirhQvuhJcS6+bSjnd672QD3 X-Developer-Key: i=krishna.chundru@oss.qualcomm.com; a=ed25519; pk=10CL2pdAKFyzyOHbfSWHCD0X0my7CXxj8gJScmn1FAg= X-Authority-Analysis: v=2.4 cv=EqPSrTcA c=1 sm=1 tr=0 ts=688c9e2e cx=c_pps a=JL+w9abYAAE89/QcEU+0QA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=EUspDBNiAAAA:8 a=KKAkSRfTAAAA:8 a=3vADZrDGUz89oz24Pk8A:9 a=QEXdDO2ut3YA:10 a=324X-CrmTo6CU4MGRt3R:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-ORIG-GUID: Vxe5BrKa7eBnArJR3Ug16kaQksLW9IsA X-Proofpoint-GUID: Vxe5BrKa7eBnArJR3Ug16kaQksLW9IsA X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODAxMDA4MSBTYWx0ZWRfX3dRIyJMxL34B 2EauG0nvXEIG8QeZkZpbOzjeQUrAKwnb3IbEEkqtXMP3UbXRTrgHMgvo0Cu/KKrZP4mm2aqK2sY G9KAow2W0W/EL9mNyeKAFOtwzmbb8nJk7bue/QsDRSNcM3FUUw7XQk5iVETWYX7E5cE6XDV3szP to7njoKp+2gRS+9vwi9MRxoNu7NrfEY5TsIbDs/ccwE4RFlcHwxw7e1Gy9fqZr9xDlMSgubbUf+ GU/tLdDzPvWpX9tEyLz+KveVqFbYYAximiXpUm86XfYAIY0TQo6h0gsjWbJoyqkk4HPrdFNpiHI /Uhxw7NwLRjwQ407rhuvdDimBnU2tx3IKDXF2u8dQ8jGmg8oJ2EanomIFHGhM5FuqUoce5+dD++ UxgTjmMtMwzqf5+eLwNMqgu/FZ2i289AWt+Rw+3Ho/TFGAmsR7vEr3FXDTrfhWgZIGByRBsk X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-01_03,2025-07-31_03,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 lowpriorityscore=0 spamscore=0 adultscore=0 mlxlogscore=929 impostorscore=0 priorityscore=1501 clxscore=1015 bulkscore=0 malwarescore=0 phishscore=0 mlxscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2505280000 definitions=main-2508010081 Add WAKE# gpio which is needed to bring PCIe device state from D3cold to D0. Signed-off-by: Krishna Chaitanya Chundru Reviewed-by: Manivannan Sadhasivam Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts | 1 + arch/arm64/boot/dts/qcom/sc7280-herobrine.dtsi | 1 + arch/arm64/boot/dts/qcom/sc7280-idp.dtsi | 1 + 3 files changed, 3 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts b/arch/arm64/boot= /dts/qcom/qcs6490-rb3gen2.dts index 10c152ac03c874df5f1dc386d9079d3db1c55362..a4d85772f86955ad061433b1385= 81fa9d81110a4 100644 --- a/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts +++ b/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts @@ -810,6 +810,7 @@ &mdss_edp_phy { =20 &pcieport1 { reset-gpios =3D <&tlmm 2 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&tlmm 3 GPIO_ACTIVE_HIGH>; }; =20 &pcie1 { diff --git a/arch/arm64/boot/dts/qcom/sc7280-herobrine.dtsi b/arch/arm64/bo= ot/dts/qcom/sc7280-herobrine.dtsi index 60b3cf50ea1d61dd5e8b573b5f1c6faa1c291eee..5e73060771329cade097bf1a710= 56a456a7937d7 100644 --- a/arch/arm64/boot/dts/qcom/sc7280-herobrine.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280-herobrine.dtsi @@ -477,6 +477,7 @@ &pcie1 { =20 &pcieport1 { reset-gpios =3D <&tlmm 2 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&tlmm 3 GPIO_ACTIVE_HIGH>; }; =20 &pm8350c_pwm { diff --git a/arch/arm64/boot/dts/qcom/sc7280-idp.dtsi b/arch/arm64/boot/dts= /qcom/sc7280-idp.dtsi index 0b0212b670797a364d7f0e7a458fc73245fff8db..240513774612fb2bfcdb951e5a5= a77c49f49eb82 100644 --- a/arch/arm64/boot/dts/qcom/sc7280-idp.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280-idp.dtsi @@ -418,6 +418,7 @@ &lpass_va_macro { =20 &pcieport1 { reset-gpios =3D <&tlmm 2 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&tlmm 3 GPIO_ACTIVE_HIGH>; }; =20 &pcie1 { --=20 2.34.1 From nobody Sun Oct 5 16:20:34 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8BA6B23AE87 for ; Fri, 1 Aug 2025 11:00:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754046007; cv=none; b=sPg9Oh0WixJ9eXVOEFOUt2ha4nfhfmycYg1wkLxCNBitLD5UCDwwV+mqu9fY9lS5rC7Cx4Qa8da8nbkiL4xoN/AMSSWrhe8RrGGP6OlBe+DR/lSu9KLqPA80MtK1UpL+YN9OW4rCKolVODo9QIO5LWYTQyAhhuqt6QlRkaqvtnQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754046007; c=relaxed/simple; bh=LnbQg2sDe0pqchIakyRVwGVYUjeMZzMPTINu0g316oY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=NpUB56tj2X0ON1iWkRIV6wpRMpx2cLzDjUgpigAiVtNNGFOTouo4q6VG1q5GxledZY2yuaqF5mfXKi/OAahWnnJiKTF3zrp5iUvAI2ERfXBYz3IPJ/FE0XwF0b/Gn4nQaVc/AWqOiBPkri79caVzYKb9Op9S1M3/fEvK+gVE1Mc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=pMjT9RvH; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="pMjT9RvH" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5718wHsU009052 for ; Fri, 1 Aug 2025 11:00:04 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= iOs/tTl/xKfZcN3YtOj2BRULWxgX1Hen/AyY+WRXmYY=; b=pMjT9RvH/m8D3pdb mhbRRgQhVSQxrWI5z4/NrJW3cJRilwy+0PmrV62TKpjpinZYLPRKIjPffwBHWwn/ AuUTL5rOKIZq4ePRYdJvahcU+F3HK4gay19oyTP64FBpny620wF1NSE0n3tctZS9 xKtJVqbE3FZSPzvoV5rYyaIDAAt2R/Ov+DPfvWmKfEe1tA4y9RELetq2srTwvx5I bnw+7wrDymYir6yVKW2rXQL0o6TuNu7mdW7afDZdFFGwnExulFoXklG8VbrodZjE uKnK0f/Z/0nXGATQ+frOYDRDf6N43D0uyza+y61N27fr87+R6vOLxaCxSI8/kRe0 +sGdOg== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4860ep92dv-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Fri, 01 Aug 2025 11:00:04 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-2400a0ad246so17936875ad.2 for ; Fri, 01 Aug 2025 04:00:04 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1754046003; x=1754650803; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=iOs/tTl/xKfZcN3YtOj2BRULWxgX1Hen/AyY+WRXmYY=; b=Fh+gABpx5NMdv50DDo/bVksNDJNGn1pBsn8Mbf2XlS89t3/UhuJDVdx+0Tnkl9CNAB R5AF/9PfUuQBFIWtCqI1Wb1BVEthoUyjqQIxfO2h/6VVje2VjwO6ha7CU2CUAD8Fo3bF T0h0tZCGnD59P2z6LMXf8vBEECfHi01g3L3pGNPU3aYftZ3Kiv5JYZHGQ2n8T//BJ0hU /89IO4cHSSvKwKSheG8/L40pDO9kKJSx+rF0+H8+0cIjXKhdhnNiD//8ytzSJ62JS2Nb xulCHyuOJOCRTkwQflWTGZZtvQM676zAvJL3WwaOmTeYsca0VWJBYG7lOXwiJ8oDlmf6 Kj9g== X-Forwarded-Encrypted: i=1; AJvYcCUcoLgxj0KsS/geW1Wr8fTPee4lg9j5c4sQ07DyxTjWq7bCMqTjtpuC8esCigPXN+HEjAu9ukM4P5WGE2U=@vger.kernel.org X-Gm-Message-State: AOJu0YxI4LEJxZJ1T9SqDnlb6sHCE4SeX3mZtQkdLe38eSTAP05mS7YB E7HDegCHXopCbivfsri3xCBvhPt3jjbDp1OrP+0FhZJhdOQVTreEcpYMYjUFIYrgGLJvqhobU+I LTFM9os2DP4GMcTZlJz2DSjPNN/u5xfvWqwrbHpFApyt1X6LRKlyyKawBvONqmbIdmvM= X-Gm-Gg: ASbGncs5fq8sCjf8swzUJKGEOkl75jRDZKTEvwvkVBP5R/G7Jctz3RTivAPBtu+qqGE aXtWoqkzzAAH12CDEvSPnema0289Ot1q2ZJRxp7nRvNiqUtCDzDkzXgcMFUOWnBXdMkkmaIhTVN P/Epd2jnSx+FVzS7QCZz8+XODK2uOOhOkIj82bA2k5UsqcIUwJejUTuD6cKHnKEcC/+Gqwthb5A x2+UDcZT274Kb/P1XYh9wlHMwGdpAvIeZJCpWCjVCp40aKbD0sls7PowBNUQKb39tdEOxNEIC1n HLZWeWZuR7fzbOQcoCc5ezka6Ouv6y6UwbjGKIPfgVzTmFqdHmOaZotnAbSnB2Lih7xaQU69Hlw = X-Received: by 2002:a17:902:e786:b0:240:41a3:8e0d with SMTP id d9443c01a7336-24096b1fd84mr163736365ad.36.1754046003017; Fri, 01 Aug 2025 04:00:03 -0700 (PDT) X-Google-Smtp-Source: AGHT+IE1oklYkkLVuvg1lUtd8rA4DNw1Seyh/RpKrSPQnHDnpw4ds0kW0/fxyTCKKQmXfrV/KuX3tw== X-Received: by 2002:a17:902:e786:b0:240:41a3:8e0d with SMTP id d9443c01a7336-24096b1fd84mr163735735ad.36.1754046002514; Fri, 01 Aug 2025 04:00:02 -0700 (PDT) Received: from hu-krichai-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-31f63f0b4aesm7154395a91.26.2025.08.01.03.59.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 01 Aug 2025 04:00:02 -0700 (PDT) From: Krishna Chaitanya Chundru Date: Fri, 01 Aug 2025 16:29:43 +0530 Subject: [PATCH v4 2/3] PM: sleep: wakeirq: Add support for custom IRQ flags in dedicated wake IRQ setup Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250801-wake_irq_support-v4-2-6b6639013a1a@oss.qualcomm.com> References: <20250801-wake_irq_support-v4-0-6b6639013a1a@oss.qualcomm.com> In-Reply-To: <20250801-wake_irq_support-v4-0-6b6639013a1a@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , cros-qcom-dts-watchers@chromium.org, Bjorn Helgaas , "Rafael J. Wysocki" , Pavel Machek , Len Brown , Greg Kroah-Hartman , Danilo Krummrich Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, quic_vbadigan@quicinc.com, quic_mrana@quicinc.com, sherry.sun@nxp.com, linux-pm@vger.kernel.org, Krishna Chaitanya Chundru X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1754045985; l=5089; i=krishna.chundru@oss.qualcomm.com; s=20230907; h=from:subject:message-id; bh=LnbQg2sDe0pqchIakyRVwGVYUjeMZzMPTINu0g316oY=; b=dRzVe3xH76u3yaU2qJkF2Tvf4F20Kw17oEh9rcPNjEMDT8IKfWWqeN4Gyvw7jMhohjC5xGGg2 DN9X4DkY410CqB8TBKkSP6iSRU9w3h8l2N/Cpw+KLjn7JE+7yMA9J1n X-Developer-Key: i=krishna.chundru@oss.qualcomm.com; a=ed25519; pk=10CL2pdAKFyzyOHbfSWHCD0X0my7CXxj8gJScmn1FAg= X-Proofpoint-GUID: BuJBGtehEHyMaDi_npR6rLjIXuqg9VtP X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODAxMDA4MSBTYWx0ZWRfX7feofoUtmuWH vw/TDl79XpkNLH8FS6xeUL/W+6Z1lThID59TXGDrueC690XN8RaFn1HA4H0o2TLSAY8UJS/0HGk RB+qgaoTuA7nJq0/4ihwvi8YCfpmy/vZyB1s4NSWcHWcKqqr2VlCH5ImGosiRuI3o6mbbbjOteG qwJiLshf8K2vmvD+cyAeRh87iHlf2JCJlZuTsA2wEr6zvz1MBcj/kAzbhC2zkHy9H96Z0DSaFjb UloBOVHPkY8Mn5xXLPr0xcHAjlhi78jihsRDY+epXtqVSyPmbweFNAqqvgtM4QLzibmp+DmbPfh 0PVi/2jScmj9oTbXo8h3wBd+CQ3jyrsB1SKGrywd3mUbMGfy1C+klhZk5VvW86ef1Zey40HVJIH /DpvvX6wtKA8E9Y4DwyoW+YQbsb40FE2Xsv8Xhy2oo+8Pmg81b2VifASVOR20p3n8oKJ+/zg X-Authority-Analysis: v=2.4 cv=DIWP4zNb c=1 sm=1 tr=0 ts=688c9e34 cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=EUspDBNiAAAA:8 a=GqrSgIjjxmp09zFQf4gA:9 a=0bXxn9q0MV6snEgNplNhOjQmxlI=:19 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 X-Proofpoint-ORIG-GUID: BuJBGtehEHyMaDi_npR6rLjIXuqg9VtP X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-01_03,2025-07-31_03,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 clxscore=1015 bulkscore=0 mlxscore=0 mlxlogscore=683 spamscore=0 impostorscore=0 suspectscore=0 malwarescore=0 priorityscore=1501 adultscore=0 phishscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2505280000 definitions=main-2508010081 Some devices require more flexibility when configuring their dedicated wake-up interrupts, such as support for IRQF_SHARED or other IRQ flags. This is particularly useful in PCIe systems where multiple endpoints (e.g., Wi-Fi and Bluetooth controllers) share a common WAKE# signal line for waking the device from D3cold to D0. In such cases, drivers can use this API with IRQF_SHARED to register a shared wake IRQ handler. Update the internal helper __dev_pm_set_dedicated_wake_irq() to accept an irq_flags argument. Modify the existing dev_pm_set_dedicated_wake_irq() and dev_pm_set_dedicated_wake_irq_reverse() to preserve current behavior by passing default flags (IRQF_ONESHOT | IRQF_NO_AUTOEN). Introduce a new API, dev_pm_set_dedicated_wake_irq_flags(), to allow callers to specify custom IRQ flags. If IRQF_SHARED is used, remove IRQF_NO_AUTOEN and disable the IRQ after setup to prevent spurious wakeups. Signed-off-by: Krishna Chaitanya Chundru --- drivers/base/power/wakeirq.c | 43 ++++++++++++++++++++++++++++++++++++++--= --- include/linux/pm_wakeirq.h | 6 ++++++ 2 files changed, 44 insertions(+), 5 deletions(-) diff --git a/drivers/base/power/wakeirq.c b/drivers/base/power/wakeirq.c index 8aa28c08b2891f3af490175362cc1a759069bd50..655c28d5fc6850f50fc2ed74c5f= bc066a21ae7b3 100644 --- a/drivers/base/power/wakeirq.c +++ b/drivers/base/power/wakeirq.c @@ -168,7 +168,8 @@ static irqreturn_t handle_threaded_wake_irq(int irq, vo= id *_wirq) return IRQ_HANDLED; } =20 -static int __dev_pm_set_dedicated_wake_irq(struct device *dev, int irq, un= signed int flag) +static int __dev_pm_set_dedicated_wake_irq(struct device *dev, int irq, un= signed int flag, + unsigned int irq_flags) { struct wake_irq *wirq; int err; @@ -197,8 +198,7 @@ static int __dev_pm_set_dedicated_wake_irq(struct devic= e *dev, int irq, unsigned * so we use a threaded irq. */ err =3D request_threaded_irq(irq, NULL, handle_threaded_wake_irq, - IRQF_ONESHOT | IRQF_NO_AUTOEN, - wirq->name, wirq); + irq_flags, wirq->name, wirq); if (err) goto err_free_name; =20 @@ -234,7 +234,7 @@ static int __dev_pm_set_dedicated_wake_irq(struct devic= e *dev, int irq, unsigned */ int dev_pm_set_dedicated_wake_irq(struct device *dev, int irq) { - return __dev_pm_set_dedicated_wake_irq(dev, irq, 0); + return __dev_pm_set_dedicated_wake_irq(dev, irq, 0, IRQF_ONESHOT | IRQF_N= O_AUTOEN); } EXPORT_SYMBOL_GPL(dev_pm_set_dedicated_wake_irq); =20 @@ -255,10 +255,43 @@ EXPORT_SYMBOL_GPL(dev_pm_set_dedicated_wake_irq); */ int dev_pm_set_dedicated_wake_irq_reverse(struct device *dev, int irq) { - return __dev_pm_set_dedicated_wake_irq(dev, irq, WAKE_IRQ_DEDICATED_REVER= SE); + return __dev_pm_set_dedicated_wake_irq(dev, irq, WAKE_IRQ_DEDICATED_REVER= SE, + IRQF_ONESHOT | IRQF_NO_AUTOEN); } EXPORT_SYMBOL_GPL(dev_pm_set_dedicated_wake_irq_reverse); =20 +/** + * dev_pm_set_dedicated_wake_irq_flags - Request a dedicated wake-up inter= rupt + * with custom flags + * @dev: Device entry + * @irq: Device wake-up interrupt + * @flags: IRQ flags (e.g., IRQF_SHARED) + * + * This API sets up a threaded interrupt handler for a device that has + * a dedicated wake-up interrupt in addition to the device IO interrupt, + * allowing the caller to specify custom IRQ flags such as IRQF_SHARED. + * + * Returns 0 on success or a negative error code on failure. + */ +int dev_pm_set_dedicated_wake_irq_flags(struct device *dev, int irq, unsig= ned long flags) +{ + struct wake_irq *wirq; + int ret; + + flags |=3D IRQF_ONESHOT; + if (!(flags & IRQF_SHARED)) + flags |=3D IRQF_NO_AUTOEN; + + ret =3D __dev_pm_set_dedicated_wake_irq(dev, irq, 0, flags); + if (!ret && (flags & IRQF_SHARED)) { + wirq =3D dev->power.wakeirq; + disable_irq_nosync(wirq->irq); + } + + return ret; +} +EXPORT_SYMBOL_GPL(dev_pm_set_dedicated_wake_irq_flags); + /** * dev_pm_enable_wake_irq_check - Checks and enables wake-up interrupt * @dev: Device diff --git a/include/linux/pm_wakeirq.h b/include/linux/pm_wakeirq.h index 25b63ed51b765c2c6919f259668a12675330835e..14950616efe34f4fa5408ca54cd= 8eeb1f7f0ff13 100644 --- a/include/linux/pm_wakeirq.h +++ b/include/linux/pm_wakeirq.h @@ -11,6 +11,7 @@ extern int dev_pm_set_dedicated_wake_irq(struct device *d= ev, int irq); extern int dev_pm_set_dedicated_wake_irq_reverse(struct device *dev, int i= rq); extern void dev_pm_clear_wake_irq(struct device *dev); extern int devm_pm_set_wake_irq(struct device *dev, int irq); +extern int dev_pm_set_dedicated_wake_irq_flags(struct device *dev, int irq= , unsigned long flags); =20 #else /* !CONFIG_PM */ =20 @@ -38,5 +39,10 @@ static inline int devm_pm_set_wake_irq(struct device *de= v, int irq) return 0; } =20 +static inline int dev_pm_set_dedicated_wake_irq_flags(struct device *dev, + int irq, unsigned long flags) +{ + return 0; +} #endif /* CONFIG_PM */ #endif /* _LINUX_PM_WAKEIRQ_H */ --=20 2.34.1 From nobody Sun Oct 5 16:20:34 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 787742459D1 for ; Fri, 1 Aug 2025 11:00:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754046013; cv=none; b=j1GqPyB3fSOQxZXDFKvHv/k4BjIUkowjEY4/0r6Ppy5ODd/bmSZbHSqWR/6+UqZixcVEte0hKX38Wot1ptn0WjldW5764yXD65tb8cvZmGB0TRkFJdNLupW0VA0mVzpMqYt9fftK2lYtWQiui+ocd+plivtsA+VFlEqG9roYvso= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754046013; c=relaxed/simple; bh=Kp7aLz6ua2U/kn6vy6jAG2izbyo0Wnrw280JYTZZa0o=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=hECN9r02FGmjv4jU6eNvLWBPTvRhJ1jCT+kuPV4nLCfU26KQKqJW1ccaszdGjEj6jiTxs3peq8HM8f0Yn0mKNj5ynSd7Xs53OyZdyNjG9qzZm2fe+SjiXlis/bN+C6gch59OmLqJtJ6OV3inRrgT9fEF/2aVC1qHhNaskG0Ed84= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=K/ucVyCp; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="K/ucVyCp" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57197AFU020633 for ; Fri, 1 Aug 2025 11:00:10 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= oEMFi3yFFkbpJ7pR+UhigZi4QAV8nxhHoe8LrmMYYTA=; b=K/ucVyCpYUpqLgBZ j9GS7cUVB/ZmfFQ7ErzZdU9dVKOI3j6dUUXM/6jUZKZg5QudjVAJk4D0t8WbfiZE jw6dcjvhPlt8R0UwVpkuhviGsQ3m+BB0KzhvSftt2khlHv7+vbOQt6IFYS4R4Ej5 dxCTh6MPjGt/d8g0K1w2TKNRKeqA9GaoAyO1YtKn46dPw7Q+aF2Nz0voJo+PhATO joA5Y8m03fAM6bSh9jsYqvRjQwSnBmtC3pCQRpFcVvszoyCAm7q1L8tqpI+/oMzv 7WAyRXOB2VBSI16rfzvM/gQyPWBONmil1xALZfTf6ODexU8FeQ1+iWHBfCjPx2p0 7m+qJQ== Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 484p1aufhw-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Fri, 01 Aug 2025 11:00:10 +0000 (GMT) Received: by mail-pj1-f72.google.com with SMTP id 98e67ed59e1d1-313d6d671ffso2139616a91.2 for ; Fri, 01 Aug 2025 04:00:09 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1754046009; x=1754650809; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=oEMFi3yFFkbpJ7pR+UhigZi4QAV8nxhHoe8LrmMYYTA=; b=N3mV+kPWkxca1rc10+SrCPahCw/dayzx0FgdciIlBiqtAAprVtBkx3cUIhIdRT/Bjt F8Q2Dul247BJfYFMUA5vHsjSMWp4FIILrZOHhuS/aXlit9YUGHbkmCch1PtG7oympUhJ rX7IAss5uHxcBG9J9y0bKdG7Qm2XaTbKUkJMB8rIOBCTLMoW/wABqnJ+USyMVe9t3B1t MA5Mp0cPLkEOkZmFkZ7K0l+sXWL0F+4Bx+4i9RLVOIdCGJ9b4H0g2U90cqUExOPCgeZr +N5LCoqkHUy75wR1ID9PEjjm13b8uQgJUJHwbhpJ/ew7Xh59InQlDwd0P77wA3fBoHGm RMZg== X-Forwarded-Encrypted: i=1; AJvYcCXDLScm4u4A7Rd3Wd9rPASzM+CNGPv78EJHyD+8LzCRNdR5r5nMl5l//kbZSw4AC9sJV7X1bnKpko2kSNs=@vger.kernel.org X-Gm-Message-State: AOJu0YyysWvXC/bURjgSnDxME3MZG4OEWLZ5g7yu29lfEacGYLxFKpTg xSw/HLWFYFlKhb39iEqVok2pZpbIyKbrOZwy6S06QEgtH/fZOEiWt33pIhoj+XZgaT4AcwqOerQ 71UW8mXCNEcTBwvNPdbscy5WXBpAB0PnQyz5CcdT6Pcgj/g70QUQHIHRaZAnn2LLLDPc= X-Gm-Gg: ASbGncthO7XPKDSHQiJ6rgha1g3xzDDEm6u0mpPaVWpk9iX7fyPnn+nczlT4Xu2PdAq E2ZRIOj9YIJoXV5QswENluINU72OcUSAYeNl4vyKTw7tR+SweDdPeY8TEDaqm6rAZmcp2+x2zxn ygl/vOV8KJ2aFrdN22jo0Z/R2KrtPZ3DQ/SbEnQ8bqAURhKqBV8o3GQHzYKtDMD894zx8fA3bY1 Aq+0QEB11m2JENiB4uxoW51rPl2HPVqmR5WonxwAzT/heDp0dUceFpo75iOp18XHmktr+iezYyS oh3Hd+oxxP7olM5JgMtn/qUNPVAAusTl7002RZhIMjBhNmoKdRBaBrl8HsEgrBNySK0AvDwWNUE = X-Received: by 2002:a17:90b:2511:b0:31e:3bbc:e9e6 with SMTP id 98e67ed59e1d1-31f5de4b9demr10317703a91.19.1754046008557; Fri, 01 Aug 2025 04:00:08 -0700 (PDT) X-Google-Smtp-Source: AGHT+IE1a77JjJtoze4OxqCff+khRd9sEZFHd1GYlo3bjukpx9Fh2DsfOlLdvQnBiwD1wkCTknZygw== X-Received: by 2002:a17:90b:2511:b0:31e:3bbc:e9e6 with SMTP id 98e67ed59e1d1-31f5de4b9demr10317670a91.19.1754046008033; Fri, 01 Aug 2025 04:00:08 -0700 (PDT) Received: from hu-krichai-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-31f63f0b4aesm7154395a91.26.2025.08.01.04.00.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 01 Aug 2025 04:00:07 -0700 (PDT) From: Krishna Chaitanya Chundru Date: Fri, 01 Aug 2025 16:29:44 +0530 Subject: [PATCH v4 3/3] PCI: Add support for PCIe WAKE# interrupt Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250801-wake_irq_support-v4-3-6b6639013a1a@oss.qualcomm.com> References: <20250801-wake_irq_support-v4-0-6b6639013a1a@oss.qualcomm.com> In-Reply-To: <20250801-wake_irq_support-v4-0-6b6639013a1a@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , cros-qcom-dts-watchers@chromium.org, Bjorn Helgaas , "Rafael J. Wysocki" , Pavel Machek , Len Brown , Greg Kroah-Hartman , Danilo Krummrich Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, quic_vbadigan@quicinc.com, quic_mrana@quicinc.com, sherry.sun@nxp.com, linux-pm@vger.kernel.org, Krishna Chaitanya Chundru X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1754045985; l=8173; i=krishna.chundru@oss.qualcomm.com; s=20230907; h=from:subject:message-id; bh=Kp7aLz6ua2U/kn6vy6jAG2izbyo0Wnrw280JYTZZa0o=; b=g5pBTW9TyAhCznAys9dfE3nfBdbVVklgPlSnpz/26ZyyOP0ZwZd9UFUCPgPPKpx0XXuyv6oCU xT7IcLaN/26Bq9HgztbUiMbg8NLAbcxlscON+J7HEGNAJGc9AN8aywm X-Developer-Key: i=krishna.chundru@oss.qualcomm.com; a=ed25519; pk=10CL2pdAKFyzyOHbfSWHCD0X0my7CXxj8gJScmn1FAg= X-Proofpoint-ORIG-GUID: FkPX0IEalIpcUNjxkSEnm7G1VIvqU_xo X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODAxMDA4MSBTYWx0ZWRfX36th/p9f5sR7 0TLt4J4C7JDKq0QDQYfYEED+yI4pV3pi8btx9q0OIS4YIzINZ3YqQ/gfVeMeaEmQBZjSwa0nHq9 QMeIHCio6SqLL1D6S8mP3U5za7Z4ZG5QglwjTv9KVZ3hl0bH3S3YyCTgdXTtpdSuc/C7SCKaFms T6Eil5yn3rjN9JRfLn2n07H94aQwk/JT2GD5+RxgZg6q6fkCpEjaK2GKe8Ou7hMUIfx5Ll4WgoB 63kJy38aiLvpbLyKkiNuoc+RCYZEiK29kyLr50xuKbfZvO9MQV1sKbQCRPTqI1fsh0obuCT6aHP gARmDrONo0JhHggY2g7s3VGIcoscLUaPhb02m6VnGrkWpVPtG3JO0dUPynrafd1lbCcOZ75uDOY rj8EcRZ+Vq/Q2mHsC7Ynr4BUC1XtHnLSWQYHc6uBg03aS8ms2M0+jcqBzvKum3L7m524EJbQ X-Proofpoint-GUID: FkPX0IEalIpcUNjxkSEnm7G1VIvqU_xo X-Authority-Analysis: v=2.4 cv=KtNN2XWN c=1 sm=1 tr=0 ts=688c9e3a cx=c_pps a=RP+M6JBNLl+fLTcSJhASfg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=pg203nmD_v0msc3Z_NIA:9 a=QEXdDO2ut3YA:10 a=iS9zxrgQBfv6-_F4QbHw:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-01_03,2025-07-31_03,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 priorityscore=1501 lowpriorityscore=0 suspectscore=0 adultscore=0 mlxlogscore=999 bulkscore=0 spamscore=0 impostorscore=0 mlxscore=0 malwarescore=0 phishscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2505280000 definitions=main-2508010081 According to the PCIe specification 6, sec 5.3.3.2, there are two defined wakeup mechanisms: Beacon and WAKE# for the Link wakeup mechanisms to provide a means of signaling the platform to re-establish power and reference clocks to the components within its domain. Adding WAKE# support in PCI framework. According to the PCIe specification, multiple WAKE# signals can exist in a system. In configurations involving a PCIe switch, each downstream port (DSP) of the switch may be connected to a separate WAKE# line, allowing each endpoint to signal WAKE# independently. To support this, the WAKE# should be described in the device tree node of the upstream bridge to which the endpoint is connected. For example, in a switch-based topology, the WAKE# can be defined in the DSP of the switch. In a direct connection scenario, the WAKE# can be defined in the root port. If all endpoints share a single WAKE# line, the GPIO should be defined in the root port. During endpoint probe, the driver searches for the WAKE# in its immediate upstream bridge. If not found, it continues walking up the hierarchy until it either finds a WAKE# or reaches the root port. Once found, the driver registers the wake IRQ in shared mode, as the WAKE# may be shared among multiple endpoints. When the IRQ is asserted, the wake handler triggers a pm_runtime_resume(). The PM framework ensures that the parent device is resumed before the child i.e controller driver which can bring back link to D0. WAKE# is added in dts schema and merged based on this link. Link: https://lore.kernel.org/all/20250515090517.3506772-1-krishna.chundru@= oss.qualcomm.com/ Signed-off-by: Krishna Chaitanya Chundru --- drivers/pci/of.c | 66 ++++++++++++++++++++++++++++++++++++++++++++= ++++ drivers/pci/pci-driver.c | 10 ++++++++ drivers/pci/pci.h | 10 ++++++++ drivers/pci/probe.c | 2 ++ drivers/pci/remove.c | 1 + include/linux/pci.h | 2 ++ 6 files changed, 91 insertions(+) diff --git a/drivers/pci/of.c b/drivers/pci/of.c index 3579265f119845637e163d9051437c89662762f8..5a832bbf2dd5da728080f83220f= 47c3578cb6b5a 100644 --- a/drivers/pci/of.c +++ b/drivers/pci/of.c @@ -7,6 +7,7 @@ #define pr_fmt(fmt) "PCI: OF: " fmt =20 #include +#include #include #include #include @@ -15,6 +16,7 @@ #include #include #include +#include #include "pci.h" =20 #ifdef CONFIG_PCI @@ -586,6 +588,29 @@ int of_irq_parse_and_map_pci(const struct pci_dev *dev= , u8 slot, u8 pin) return irq_create_of_mapping(&oirq); } EXPORT_SYMBOL_GPL(of_irq_parse_and_map_pci); + +void pci_parse_of_wake_gpio(struct pci_dev *dev) +{ + struct device_node *dn __free(device_node) =3D pci_device_to_OF_node(dev); + struct gpio_desc *gpio; + + if (!dn) + return; + + gpio =3D fwnode_gpiod_get_index(of_fwnode_handle(no_free_ptr(dn)), + "wake", 0, GPIOD_IN, NULL); + if (!IS_ERR(gpio)) + dev->wake =3D gpio; +} + +void pci_remove_of_wake_gpio(struct pci_dev *dev) +{ + if (!dev->wake) + return; + + gpiod_put(dev->wake); + dev->wake =3D NULL; +} #endif /* CONFIG_OF_IRQ */ =20 static int pci_parse_request_of_pci_ranges(struct device *dev, @@ -1010,3 +1035,44 @@ int of_pci_get_equalization_presets(struct device *d= ev, return 0; } EXPORT_SYMBOL_GPL(of_pci_get_equalization_presets); + +int pci_configure_wake_irq(struct pci_dev *pdev) +{ + struct pci_dev *bridge =3D pdev; + struct gpio_desc *wake; + int ret, wake_irq; + + while (bridge) { + wake =3D bridge->wake; + if (wake) + break; + bridge =3D pci_upstream_bridge(bridge); // Move to upstream bridge + } + + if (!wake) + return 0; + + wake_irq =3D gpiod_to_irq(wake); + if (wake_irq < 0) { + dev_err(&pdev->dev, "Failed to get wake irq: %d\n", wake_irq); + return wake_irq; + } + + device_init_wakeup(&pdev->dev, true); + + ret =3D dev_pm_set_dedicated_wake_irq_flags(&pdev->dev, wake_irq, + IRQF_SHARED | IRQ_TYPE_EDGE_FALLING); + if (ret < 0) { + dev_err(&pdev->dev, "Failed to set wake IRQ: %d\n", ret); + device_init_wakeup(&pdev->dev, false); + return ret; + } + + return 0; +} + +void pci_remove_wake_irq(struct pci_dev *pdev) +{ + dev_pm_clear_wake_irq(&pdev->dev); + device_init_wakeup(&pdev->dev, false); +} diff --git a/drivers/pci/pci-driver.c b/drivers/pci/pci-driver.c index b853585cb1f87216981bde2a7782b8ed9c337636..2a1dca1d19b914d21b300ea78be= 0e0dce418cc88 100644 --- a/drivers/pci/pci-driver.c +++ b/drivers/pci/pci-driver.c @@ -447,10 +447,19 @@ static int pci_device_probe(struct device *dev) if (error < 0) return error; =20 + if (pci_pcie_type(pci_dev) =3D=3D PCI_EXP_TYPE_ENDPOINT) { + error =3D pci_configure_wake_irq(pci_dev); + if (error) { + pcibios_free_irq(pci_dev); + return error; + } + } + pci_dev_get(pci_dev); error =3D __pci_device_probe(drv, pci_dev); if (error) { pcibios_free_irq(pci_dev); + pci_remove_wake_irq(pci_dev); pci_dev_put(pci_dev); } =20 @@ -475,6 +484,7 @@ static void pci_device_remove(struct device *dev) pm_runtime_put_noidle(dev); } pcibios_free_irq(pci_dev); + pci_remove_wake_irq(pci_dev); pci_dev->driver =3D NULL; pci_iov_remove(pci_dev); =20 diff --git a/drivers/pci/pci.h b/drivers/pci/pci.h index 12215ee72afb682b669c0e3a582b5379828e70c4..c8cf0b404a4f31b271f187dddd7= 5a007c7566982 100644 --- a/drivers/pci/pci.h +++ b/drivers/pci/pci.h @@ -920,6 +920,11 @@ void pci_release_of_node(struct pci_dev *dev); void pci_set_bus_of_node(struct pci_bus *bus); void pci_release_bus_of_node(struct pci_bus *bus); =20 +void pci_parse_of_wake_gpio(struct pci_dev *dev); +void pci_remove_of_wake_gpio(struct pci_dev *dev); +int pci_configure_wake_irq(struct pci_dev *pdev); +void pci_remove_wake_irq(struct pci_dev *pdev); + int devm_of_pci_bridge_init(struct device *dev, struct pci_host_bridge *br= idge); bool of_pci_supply_present(struct device_node *np); int of_pci_get_equalization_presets(struct device *dev, @@ -965,6 +970,11 @@ static inline int devm_of_pci_bridge_init(struct devic= e *dev, struct pci_host_br return 0; } =20 +static inline void pci_parse_of_wake_gpio(struct pci_dev *dev) { } +static inline void pci_remove_of_wake_gpio(struct pci_dev *dev) { } +static inline int pci_configure_wake_irq(struct pci_dev *pdev) { return 0;= } +static inline void pci_remove_wake_irq(struct pci_dev *pdev) { } + static inline bool of_pci_supply_present(struct device_node *np) { return false; diff --git a/drivers/pci/probe.c b/drivers/pci/probe.c index e6a34db778266862564532becc2a30aec09bab22..4fb9d8df19bc41cb84dcd188654= 6076bcc867a43 100644 --- a/drivers/pci/probe.c +++ b/drivers/pci/probe.c @@ -2717,6 +2717,8 @@ void pci_device_add(struct pci_dev *dev, struct pci_b= us *bus) /* Set up MSI IRQ domain */ pci_set_msi_domain(dev); =20 + pci_parse_of_wake_gpio(dev); + /* Notifier could use PCI capabilities */ ret =3D device_add(&dev->dev); WARN_ON(ret < 0); diff --git a/drivers/pci/remove.c b/drivers/pci/remove.c index 445afdfa6498edc88f1ef89df279af1419025495..1910f7c18b8f9b11c8136fea970= 788aaf834c97f 100644 --- a/drivers/pci/remove.c +++ b/drivers/pci/remove.c @@ -52,6 +52,7 @@ static void pci_destroy_dev(struct pci_dev *dev) if (pci_dev_test_and_set_removed(dev)) return; =20 + pci_remove_of_wake_gpio(dev); pci_doe_sysfs_teardown(dev); pci_npem_remove(dev); =20 diff --git a/include/linux/pci.h b/include/linux/pci.h index 05e68f35f39238f8b9ce08df97b384d1c1e89bbe..8f861298e41d2f0d2dd0fc3f577= 8fe0e77a93511 100644 --- a/include/linux/pci.h +++ b/include/linux/pci.h @@ -548,6 +548,8 @@ struct pci_dev { /* These methods index pci_reset_fn_methods[] */ u8 reset_methods[PCI_NUM_RESET_METHODS]; /* In priority order */ =20 + struct gpio_desc *wake; /* Holds WAKE# gpio */ + #ifdef CONFIG_PCIE_TPH u16 tph_cap; /* TPH capability offset */ u8 tph_mode; /* TPH mode */ --=20 2.34.1