From nobody Sun Oct 5 23:50:34 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C08FF245032 for ; Tue, 29 Jul 2025 05:42:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753767781; cv=none; b=hu/zu5mQE1xGewzTGcb8VCMJfcDqmSKV87m/zFrJpcFG6V6iIChYLqor0SGcyphQOn1i/JJ6oqZ//lREu7RmoZu8A+T8ZPuwDvGHwsRRYaCuxicp32OcTSQEb1Bo+JukyUH+5h9SaW0MX1I5Bsy80k0AHehdHBI0Tm87v9qWZHg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753767781; c=relaxed/simple; bh=GOz6deeoQKoCXAx09DVVnjJFMsZv+iOREfAW2Q/Ullg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=P2URabT/1A0vrzJki+YzkbnQqgiEx4JB1vrThTA+ir0juKKrLocaddFxszmGSZbvhJoPBX351Pyy9zOoMjulX2EiWTf35pr0Zp2Vn6QUbDliPePkBgCI2JAYm9QybpgNs/0vufGSY3/oIZHidp1YGZLhbv0NiQlIKeiVQq7kv5I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=coWoQmo6; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="coWoQmo6" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 56T02aa9030179 for ; Tue, 29 Jul 2025 05:42:58 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Q629kGjocs3IMs1ij/CL1sX8C9u3BP995nlAQZR3m7g=; b=coWoQmo6mvnBpSqc 9n9UPTJ7Kh4mBWf4TzcQZpuWmf6tFBeUx8nQo6zDhX5o7q0OGrAN33G0sLrxI05f 3fAfEChXfZkhzuzrOANDCcTaAuthQ+rg/YIwImunJSSyouhKi4OjrDzbjOdIk7PH EgTD3v8a2QixyY2jEMyDysK9Bx+djaJKm53sLc7/kezZWpCo4g1Ycry88bwsnIsQ GkoE1bKijPcmg6G8qODe1ewV+8FF3j3NyxByww4S+vHVZM+xpPFY+hThGCH4/twv QADx31E3z4hAeAqyMwOKy5RFcXmCVFc1UD9oDNjj5gBJEZjnWiNM9Uxr+t9RZFrZ ChHjrg== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 484pbkxusu-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Tue, 29 Jul 2025 05:42:58 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-23fd8c99dbfso21591265ad.2 for ; Mon, 28 Jul 2025 22:42:58 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1753767777; x=1754372577; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Q629kGjocs3IMs1ij/CL1sX8C9u3BP995nlAQZR3m7g=; b=RzVAlqKcwd3Ukyw8bK9merHFXPT1Oc4Nx89wydj5OhzChJQnYGMttCjht1ekOup/PP Uaxy5atdzVLExA/egzij6GqHqC5qvXm9+9fDhPEG4ntfz3IEIEBEL7E71CeeTbd+yXNf 5J0sqnuRrsEys4roXLstb49mRj5wJ9hFLjcDKg+D/5VPiiQn49GFjP4SsnIanuFMBQEz PYPk8pc2KJ6L7ICrX05tJqKUHqqTQzA9cUQFSBJDAtcgU8gUbx1D8MvUlut1zbZzzP6F g+G7ITCbYZswTqhbHzgbPiarIIsV9gjaT38i/BJy16Aj5lalOphN1U9aAX84TVCd9p2C h1UA== X-Forwarded-Encrypted: i=1; AJvYcCU0q8gsLZKx4SUZx9PLmz/xOg6YNmsSC1PpD/K+pnw9r3TMxE8F9b+bHZ437y+fHdfYbLeE2YiKLhsgsac=@vger.kernel.org X-Gm-Message-State: AOJu0YzfDxnpcFxdoBeB+u18dKVYdqcLIRp/aD99ZVCVeCo3zPP+sML4 klzIlq0DBVkoItzsu6lt3+XD4hN/aXNSTSGHLfe8Un+zL41dOWITNoVdKAXZFxlz4LZ7hbGVyMn IDCztEhIzukhktpuj7x88bUUmiNjvuWtfwg9q7IP/ZHI6XNOOanDZO9968WIB1jh6GeY= X-Gm-Gg: ASbGnctUdcSvXafIYrk2N6rh5mgZjyuqLKUzcOVAgF75M19f55wTbRhOEC6BH+hT4f5 sjYJHaxe2UrIPDQwEHmKNYl7pMdiytOgvRtpZPBQNWcZqCtC7XyocEWh2dbONjQ0RF+anS9+lBm TIZrR//PPt8kL6foNxCzWf7LqpwxHKWxh38F5DN5kWfQKBVxQzjyPG0gZA0TMdfJApNFpRV9OCh W/HN2yYRGQTiGaQjXFVL8T9eiSzuGlJE6KRUJFFjVqDDtGBXGgWD65GQbcX2tr9/460vN4JOneq JOc4YMsfHJAl7FmN3LDvnOI4YEV0+y3qe17SztatewK5xQ2To/5aXBmoBSpK9hNG X-Received: by 2002:a17:902:ea0a:b0:240:7753:3bec with SMTP id d9443c01a7336-24077533e77mr3388885ad.51.1753767777156; Mon, 28 Jul 2025 22:42:57 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFNlDr6XrQziY3nR7i+vCpVzBAWCzOyI6CKkyyifZga8XHlKEbSVWXuxjNuapIw0YF6qNCEig== X-Received: by 2002:a17:902:ea0a:b0:240:7753:3bec with SMTP id d9443c01a7336-24077533e77mr3388515ad.51.1753767776719; Mon, 28 Jul 2025 22:42:56 -0700 (PDT) Received: from hu-tdas-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-23fe9b67485sm54505235ad.47.2025.07.28.22.42.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 28 Jul 2025 22:42:56 -0700 (PDT) From: Taniya Das Date: Tue, 29 Jul 2025 11:12:37 +0530 Subject: [PATCH v3 3/7] clk: qcom: Add TCSR clock driver for Glymur Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250729-glymur-gcc-tcsrcc-rpmhcc-v3-3-227cfe5c8ef4@oss.qualcomm.com> References: <20250729-glymur-gcc-tcsrcc-rpmhcc-v3-0-227cfe5c8ef4@oss.qualcomm.com> In-Reply-To: <20250729-glymur-gcc-tcsrcc-rpmhcc-v3-0-227cfe5c8ef4@oss.qualcomm.com> To: kernel@oss.qualcomm.com, Pankaj Patil , Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Taniya Das Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Taniya Das X-Mailer: b4 0.15-dev-aa3f6 X-Authority-Analysis: v=2.4 cv=LsaSymdc c=1 sm=1 tr=0 ts=68885f62 cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=Wb1JkmetP80A:10 a=EUspDBNiAAAA:8 a=0Ipwna5hJchEWJtN1m4A:9 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNzI5MDA0MSBTYWx0ZWRfX9oe0GRUrpxtw ztm+FcqIpcuZz6bPNlFflFBvajff2J42pUi+64WOoXH8mINGFTo6X7wTLmivNwWIllaUp1aX0cf H6oMr0G7nC+bQvN0WlQGP6UYTnjGRn8je2D3KpljBU12SN+DsbV43phUSlTffy1E9JZg/NseGnA scj0RyOYqyeSvY29/IHWafOsrK8b1I5joReRMuAuhDtNvEp5XxP2W1FD2Hl4avOqqGDGQU10bMA ks+qYD1lPklVor/no5owpzWC6lXJ63SdZbJcuMNt+dhYq8kxViKfRwru5BJueyheGc1noHXwC/G hrv/t/Wqi4vhoNJ1cOxSiO47mJM6+1lUxYspBonK7AA2mSqGuT+L6ZgbsArkqutMHa2ZJK+HGYh ze1XllEg0N8oRJOXMask9SqXpzuoc9b2ig+AfK0lYoygvcaGbEpWHbss2/bKccdVHBok9QX3 X-Proofpoint-ORIG-GUID: dTLkSmxfZQjPMFBoZb7U_kPKY3tO73mL X-Proofpoint-GUID: dTLkSmxfZQjPMFBoZb7U_kPKY3tO73mL X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-07-29_01,2025-07-28_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 mlxlogscore=999 spamscore=0 phishscore=0 suspectscore=0 impostorscore=0 adultscore=0 lowpriorityscore=0 priorityscore=1501 bulkscore=0 mlxscore=0 malwarescore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2505280000 definitions=main-2507290041 Add a clock driver for the TCSR clock controller found on Glymur, which provides refclks for PCIE, USB, and UFS. Signed-off-by: Taniya Das Reviewed-by: Dmitry Baryshkov --- drivers/clk/qcom/Kconfig | 8 ++ drivers/clk/qcom/Makefile | 1 + drivers/clk/qcom/tcsrcc-glymur.c | 257 +++++++++++++++++++++++++++++++++++= ++++ 3 files changed, 266 insertions(+) diff --git a/drivers/clk/qcom/Kconfig b/drivers/clk/qcom/Kconfig index 36d6e6e1e7f0162d53f02f39125f4593517e0dba..ed523cf52a7613e2a518f2a802b= 9451bb73c43f6 100644 --- a/drivers/clk/qcom/Kconfig +++ b/drivers/clk/qcom/Kconfig @@ -19,6 +19,14 @@ menuconfig COMMON_CLK_QCOM =20 if COMMON_CLK_QCOM =20 +config CLK_GLYMUR_TCSRCC + tristate "GLYMUR TCSR Clock Controller" + depends on ARM64 || COMPILE_TEST + select QCOM_GDSC + help + Support for the TCSR clock controller on GLYMUR devices. + Say Y if you want to use peripheral devices such as USB/PCIe/EDP. + config CLK_X1E80100_CAMCC tristate "X1E80100 Camera Clock Controller" depends on ARM64 || COMPILE_TEST diff --git a/drivers/clk/qcom/Makefile b/drivers/clk/qcom/Makefile index ab59434338bb6d6f49b0af94ff0f85cb386a16db..e29f6e646ec69fc956ae4c55350= dacab79398c18 100644 --- a/drivers/clk/qcom/Makefile +++ b/drivers/clk/qcom/Makefile @@ -21,6 +21,7 @@ clk-qcom-$(CONFIG_QCOM_GDSC) +=3D gdsc.o obj-$(CONFIG_APQ_GCC_8084) +=3D gcc-apq8084.o obj-$(CONFIG_APQ_MMCC_8084) +=3D mmcc-apq8084.o obj-$(CONFIG_CLK_GFM_LPASS_SM8250) +=3D lpass-gfm-sm8250.o +obj-$(CONFIG_CLK_GLYMUR_TCSRCC) +=3D tcsrcc-glymur.o obj-$(CONFIG_CLK_X1E80100_CAMCC) +=3D camcc-x1e80100.o obj-$(CONFIG_CLK_X1E80100_DISPCC) +=3D dispcc-x1e80100.o obj-$(CONFIG_CLK_X1E80100_GCC) +=3D gcc-x1e80100.o diff --git a/drivers/clk/qcom/tcsrcc-glymur.c b/drivers/clk/qcom/tcsrcc-gly= mur.c new file mode 100644 index 0000000000000000000000000000000000000000..7debfdc87a552a79bc081f28c34= ae18e031ff2e6 --- /dev/null +++ b/drivers/clk/qcom/tcsrcc-glymur.c @@ -0,0 +1,257 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (c) 2025, Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include +#include +#include +#include +#include +#include + +#include + +#include "clk-alpha-pll.h" +#include "clk-branch.h" +#include "clk-pll.h" +#include "clk-rcg.h" +#include "clk-regmap.h" +#include "clk-regmap-divider.h" +#include "clk-regmap-mux.h" +#include "common.h" +#include "gdsc.h" +#include "reset.h" + +static struct clk_branch tcsr_edp_clkref_en =3D { + .halt_reg =3D 0x1c, + .halt_check =3D BRANCH_HALT_DELAY, + .clkr =3D { + .enable_reg =3D 0x1c, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "tcsr_edp_clkref_en", + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch tcsr_pcie_1_clkref_en =3D { + .halt_reg =3D 0x4, + .halt_check =3D BRANCH_HALT_DELAY, + .clkr =3D { + .enable_reg =3D 0x4, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "tcsr_pcie_1_clkref_en", + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch tcsr_pcie_2_clkref_en =3D { + .halt_reg =3D 0x8, + .halt_check =3D BRANCH_HALT_DELAY, + .clkr =3D { + .enable_reg =3D 0x8, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "tcsr_pcie_2_clkref_en", + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch tcsr_pcie_3_clkref_en =3D { + .halt_reg =3D 0x10, + .halt_check =3D BRANCH_HALT_DELAY, + .clkr =3D { + .enable_reg =3D 0x10, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "tcsr_pcie_3_clkref_en", + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch tcsr_pcie_4_clkref_en =3D { + .halt_reg =3D 0x14, + .halt_check =3D BRANCH_HALT_DELAY, + .clkr =3D { + .enable_reg =3D 0x14, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "tcsr_pcie_4_clkref_en", + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch tcsr_usb2_1_clkref_en =3D { + .halt_reg =3D 0x28, + .halt_check =3D BRANCH_HALT_DELAY, + .clkr =3D { + .enable_reg =3D 0x28, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "tcsr_usb2_1_clkref_en", + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch tcsr_usb2_2_clkref_en =3D { + .halt_reg =3D 0x2c, + .halt_check =3D BRANCH_HALT_DELAY, + .clkr =3D { + .enable_reg =3D 0x2c, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "tcsr_usb2_2_clkref_en", + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch tcsr_usb2_3_clkref_en =3D { + .halt_reg =3D 0x30, + .halt_check =3D BRANCH_HALT_DELAY, + .clkr =3D { + .enable_reg =3D 0x30, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "tcsr_usb2_3_clkref_en", + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch tcsr_usb2_4_clkref_en =3D { + .halt_reg =3D 0x44, + .halt_check =3D BRANCH_HALT_DELAY, + .clkr =3D { + .enable_reg =3D 0x44, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "tcsr_usb2_4_clkref_en", + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch tcsr_usb3_0_clkref_en =3D { + .halt_reg =3D 0x20, + .halt_check =3D BRANCH_HALT_DELAY, + .clkr =3D { + .enable_reg =3D 0x20, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "tcsr_usb3_0_clkref_en", + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch tcsr_usb3_1_clkref_en =3D { + .halt_reg =3D 0x24, + .halt_check =3D BRANCH_HALT_DELAY, + .clkr =3D { + .enable_reg =3D 0x24, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "tcsr_usb3_1_clkref_en", + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch tcsr_usb4_1_clkref_en =3D { + .halt_reg =3D 0x0, + .halt_check =3D BRANCH_HALT_DELAY, + .clkr =3D { + .enable_reg =3D 0x0, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "tcsr_usb4_1_clkref_en", + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch tcsr_usb4_2_clkref_en =3D { + .halt_reg =3D 0x18, + .halt_check =3D BRANCH_HALT_DELAY, + .clkr =3D { + .enable_reg =3D 0x18, + .enable_mask =3D BIT(0), + .hw.init =3D &(const struct clk_init_data) { + .name =3D "tcsr_usb4_2_clkref_en", + .ops =3D &clk_branch2_ops, + }, + }, +}; + +static struct clk_regmap *tcsr_cc_glymur_clocks[] =3D { + [TCSR_EDP_CLKREF_EN] =3D &tcsr_edp_clkref_en.clkr, + [TCSR_PCIE_1_CLKREF_EN] =3D &tcsr_pcie_1_clkref_en.clkr, + [TCSR_PCIE_2_CLKREF_EN] =3D &tcsr_pcie_2_clkref_en.clkr, + [TCSR_PCIE_3_CLKREF_EN] =3D &tcsr_pcie_3_clkref_en.clkr, + [TCSR_PCIE_4_CLKREF_EN] =3D &tcsr_pcie_4_clkref_en.clkr, + [TCSR_USB2_1_CLKREF_EN] =3D &tcsr_usb2_1_clkref_en.clkr, + [TCSR_USB2_2_CLKREF_EN] =3D &tcsr_usb2_2_clkref_en.clkr, + [TCSR_USB2_3_CLKREF_EN] =3D &tcsr_usb2_3_clkref_en.clkr, + [TCSR_USB2_4_CLKREF_EN] =3D &tcsr_usb2_4_clkref_en.clkr, + [TCSR_USB3_0_CLKREF_EN] =3D &tcsr_usb3_0_clkref_en.clkr, + [TCSR_USB3_1_CLKREF_EN] =3D &tcsr_usb3_1_clkref_en.clkr, + [TCSR_USB4_1_CLKREF_EN] =3D &tcsr_usb4_1_clkref_en.clkr, + [TCSR_USB4_2_CLKREF_EN] =3D &tcsr_usb4_2_clkref_en.clkr, +}; + +static const struct regmap_config tcsr_cc_glymur_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x44, + .fast_io =3D true, +}; + +static const struct qcom_cc_desc tcsr_cc_glymur_desc =3D { + .config =3D &tcsr_cc_glymur_regmap_config, + .clks =3D tcsr_cc_glymur_clocks, + .num_clks =3D ARRAY_SIZE(tcsr_cc_glymur_clocks), +}; + +static const struct of_device_id tcsr_cc_glymur_match_table[] =3D { + { .compatible =3D "qcom,glymur-tcsr" }, + { } +}; +MODULE_DEVICE_TABLE(of, tcsr_cc_glymur_match_table); + +static int tcsr_cc_glymur_probe(struct platform_device *pdev) +{ + return qcom_cc_probe(pdev, &tcsr_cc_glymur_desc); +} + +static struct platform_driver tcsr_cc_glymur_driver =3D { + .probe =3D tcsr_cc_glymur_probe, + .driver =3D { + .name =3D "tcsrcc-glymur", + .of_match_table =3D tcsr_cc_glymur_match_table, + }, +}; + +static int __init tcsr_cc_glymur_init(void) +{ + return platform_driver_register(&tcsr_cc_glymur_driver); +} +subsys_initcall(tcsr_cc_glymur_init); + +static void __exit tcsr_cc_glymur_exit(void) +{ + platform_driver_unregister(&tcsr_cc_glymur_driver); +} +module_exit(tcsr_cc_glymur_exit); + +MODULE_DESCRIPTION("QTI TCSRCC GLYMUR Driver"); +MODULE_LICENSE("GPL"); --=20 2.34.1