From nobody Mon Oct 6 01:28:21 2025 Received: from mail-pl1-f177.google.com (mail-pl1-f177.google.com [209.85.214.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 227482571D7 for ; Mon, 28 Jul 2025 09:43:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.177 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753695828; cv=none; b=LdlPS5SnCMPENqiF5cl6HqAaxxC1IW1cu5Qy2iSrnzKvw2yPnUwtb43Xi6rp9db074EbdrAJoVeknXZh875sv7lH5tlzw5ydI2IifLdrWzPuWSex3c5aiJ/RQ3te/rwqPvAz+9Nuq3OWzxtzQ7X5LEJrwQ+ZEEVjzfmkf2GG/uo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753695828; c=relaxed/simple; bh=uLkW3DQcKIIgVHib4AKQIVSEPy4uT4MPjoilFNj5tRA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=tHPQGPfg653DCxfwWV80oldpoxjHA4YfsoDUVq9HQh9e37l2ADyvR8TO/iX0RfRuEvN6RXkOIBO7lOiIniQb31JTcwHW8ILEaj+WPFAMErhRuXu6vqBF2wv2TCEZzC7JJ9d4t2SWhtmBqlnqUxqhdziU8Vp2PKTveKs6yk4Desc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com; spf=pass smtp.mailfrom=ventanamicro.com; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b=lAKuSiyo; arc=none smtp.client-ip=209.85.214.177 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b="lAKuSiyo" Received: by mail-pl1-f177.google.com with SMTP id d9443c01a7336-24049d1643aso1521825ad.3 for ; Mon, 28 Jul 2025 02:43:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; t=1753695825; x=1754300625; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=yiu9LW4OQPcl48oQrH2DU+mLfm2FHbXqcRasNtW9C8A=; b=lAKuSiyopFg3EsGL9UpfO/sDfXII6rV5nZVqgP/YGrMW4FdbKUpOZY8I7RXLyQr/1/ y0wpFuGAEYxfUpFwep5PQadGvMWxYoWIg9mVHXGAQLEcCfsOVxqS1tnGLtEDvgHBg31Y gK6o4fycn0kd9ReJBHvsheK3WY+ZzO0xRQPJI/T+/x/cyxx21jOonaT0c8M5Yt2/Wurt AfCzc1Ckf0Gf2/BcxfqtA9W0O6Ac04NvgyfuLDKCFZqZsk4u0wlL30Uv3jdbhIofEQEU r7q0WekIjE3M/ZaIBzF9QgytIGQB5TbE2V7BTJaMw5G7bP4Zwy3U+yQFrPsX5pqY8q7x x1Jw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1753695825; x=1754300625; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=yiu9LW4OQPcl48oQrH2DU+mLfm2FHbXqcRasNtW9C8A=; b=KQgo/RJv5Lzv2JGSQfhPY9JyywRMAhDv3kXNABtSnq1U0tcRnQiTGMoBr40BuXZ7Gu W4FFgciBvivx2UgR4s9RrA3MOhKgzP9EaODJEXncVpR2pZcteCy/nbgbPksE3NP3cATF zlL7gMy/H4PiKLUykL/W+IoFg8LDZse0GidxDy4zvsSb44W5nCoiCHsAtwpaDuaFGOA6 M2nTkuq8dNwMsMSg8mT60WXzrrpAzO0W9FJD1VaLLjhurnNqo0svG9o9qIGdT6Gq8lan jOpVfPpttmbNVkrw0L6soNfYuL6dJFOgHgetGrU0yaqYLwzF2WLPOjaGlcaeuPFCf90J 6UEw== X-Forwarded-Encrypted: i=1; AJvYcCURhZ/M07GwPPY3jzJfCpp/vIJsF5bbRH0r0KrjiECfpE/Xdzp90qwmtzpEqAdLjYjv7nzesQopnAq2dS0=@vger.kernel.org X-Gm-Message-State: AOJu0Ywc4Tl4F6uIDfujqORKaifL02WyJc3Vn1Ly2TLsEfo+/D2eLINr mApNS0LEjT0ycALllFCWJTGynSpfPQ+Pvg6NkPh4Vwfy5TytzKizh1HT6WsT1nPmhvA= X-Gm-Gg: ASbGnctgv2j9yyZG/nKzh0dcBQvbO//NJ2K3Yh3egrqMkqOiQKlImODApCeT4irq/g2 rO8YjEHD6anO6jGY9Hs3BnETYgmKlSoY4EYSJ/lODLCuhcpg5TpJ48B0OSDS6g5c6rRLQ32bVbV yLvAKlBo0BT3/XiiLW+C7qIRlOQ0/aTDRFXnQafusH5PNLHWGeuYv6/Ugx+qVicZwVZqcyg0BAf sprVPp7nI0jQDwm195m0xUai69PnJ84XpAgkn7fXaE+k2PF1k3XSWzAAJWRBFOz8UCDK9KeObPm NEAo5vUs+4ZEJ9wpvIHJjeWAimeWACIT+URoHnX94lU4TWozo5wUfRHTalOmF0oIEuqCFgrcZZM zyjs1+VQuYUNl3+PppVi1V37R3rsAwcufS3nMIJ7zGwqLcgYqpUezMSeEfeVQ X-Google-Smtp-Source: AGHT+IFS53uLoHppmjznOMdJcZkAmiTSfCzfdzzbbuX7HdvnQYvfyEZtYQl8EZXF/rrU4jEX1LYO1A== X-Received: by 2002:a17:902:e887:b0:234:bfcb:5bfa with SMTP id d9443c01a7336-23fb302a71amr154565295ad.15.1753695825111; Mon, 28 Jul 2025 02:43:45 -0700 (PDT) Received: from anup-ubuntu-vm.localdomain ([122.171.19.28]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-31e832fbf99sm5396230a91.1.2025.07.28.02.43.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 28 Jul 2025 02:43:44 -0700 (PDT) From: Anup Patel To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Jassi Brar , Thomas Gleixner , "Rafael J . Wysocki" , Mika Westerberg , Andy Shevchenko , Linus Walleij , Bartosz Golaszewski , =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= Cc: Palmer Dabbelt , Paul Walmsley , Alexandre Ghiti , Len Brown , Sunil V L , Rahul Pathak , Leyfoon Tan , Atish Patra , Andrew Jones , Samuel Holland , Anup Patel , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-acpi@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Anup Patel Subject: [PATCH v9 17/24] ACPI: RISC-V: Create interrupt controller list in sorted order Date: Mon, 28 Jul 2025 15:10:25 +0530 Message-ID: <20250728094032.63545-18-apatel@ventanamicro.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250728094032.63545-1-apatel@ventanamicro.com> References: <20250728094032.63545-1-apatel@ventanamicro.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Sunil V L Currently, the interrupt controller list is created without any order. Create the list sorted with the GSI base of the interrupt controllers. Signed-off-by: Sunil V L Signed-off-by: Anup Patel --- drivers/acpi/riscv/irq.c | 9 +++++++-- 1 file changed, 7 insertions(+), 2 deletions(-) diff --git a/drivers/acpi/riscv/irq.c b/drivers/acpi/riscv/irq.c index cced960c2aef..33c073e2e71d 100644 --- a/drivers/acpi/riscv/irq.c +++ b/drivers/acpi/riscv/irq.c @@ -115,7 +115,7 @@ struct fwnode_handle *riscv_acpi_get_gsi_domain_id(u32 = gsi) static int __init riscv_acpi_register_ext_intc(u32 gsi_base, u32 nr_irqs, = u32 nr_idcs, u32 id, u32 type) { - struct riscv_ext_intc_list *ext_intc_element; + struct riscv_ext_intc_list *ext_intc_element, *node; =20 ext_intc_element =3D kzalloc(sizeof(*ext_intc_element), GFP_KERNEL); if (!ext_intc_element) @@ -125,7 +125,12 @@ static int __init riscv_acpi_register_ext_intc(u32 gsi= _base, u32 nr_irqs, u32 nr ext_intc_element->nr_irqs =3D nr_irqs; ext_intc_element->nr_idcs =3D nr_idcs; ext_intc_element->id =3D id; - list_add_tail(&ext_intc_element->list, &ext_intc_list); + list_for_each_entry(node, &ext_intc_list, list) { + if (node->gsi_base < ext_intc_element->gsi_base) + break; + } + + list_add_tail(&ext_intc_element->list, &node->list); return 0; } =20 --=20 2.43.0