From nobody Mon Oct 6 01:29:08 2025 Received: from mailgw02.mediatek.com (unknown [210.61.82.184]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 20D157263B; Sun, 27 Jul 2025 07:17:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=210.61.82.184 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753600623; cv=none; b=jWFYEdkJdgO7ugPkY4ieq/dDy12ONS0Fz57C0MJM9RGrmrRtOydKEdtry7KDzUyYg8ktc96ExXaQqEL3r0yTLhCX79d6xuPmwXOfFvtFVH5MBKkrtUhNgSftNxniKmzaAm/h7wwc+VZQJDV5ub2v1H/VuM0RTyYrJPTAM1YgnOI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753600623; c=relaxed/simple; bh=9mcHe9efp6oxiTgtCayaHIzRzBIztK6ONXL/M+lABGA=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=EJSwTG3Nuqy26LIPLcf60D1rvKu+7ocRMtA5fnl3b7qh/N/d4dPoDKVVVspY6GtXHvlY8s9CTkkIEbq+iBrEwtY7OR9VThwKlRrIXmJi1duKLdFURQSlmaNX1NjHntM4v94uehpcmjLisPLBwIdgUYc87fVlJy0kjWFY/4aR29w= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com; spf=pass smtp.mailfrom=mediatek.com; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b=FsnjK95i; arc=none smtp.client-ip=210.61.82.184 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=mediatek.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="FsnjK95i" X-UUID: ad1f4f466ab911f0b33aeb1e7f16c2b6-20250727 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=lSwDYgn9YwlDMceCjf92zV1EUei+uQACpaZATfJJeQ8=; b=FsnjK95iw5RI450xksWl7/ss7SVVkUCx91IOHCDuvXhLvhK5/8XRnHyvNgtjXDle2EgNZxd2aoRw3FOgd7/bHQQMkfwYUAwA+DQFPvY117mOEfUnrG8JmroowZuK1ipKKE1iEfrhjHYI1jUKu2K9RP9JCFxVLBYExbEYrpBEhAQ=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.3.2,REQID:c4113d61-8095-4f74-9f9a-38a48bb61627,IP:0,UR L:0,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION:r elease,TS:0 X-CID-META: VersionHash:9eb4ff7,CLOUDID:0385360f-6968-429c-a74d-a1cce2b698bd,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:81|82|102,TC:nil,Content:0|15|50,EDM :-3,IP:nil,URL:0,File:nil,RT:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA:0 ,AV:0,LES:1,SPR:NO,DKR:0,DKP:0,BRR:0,BRE:0,ARC:0 X-CID-BVR: 0 X-CID-BAS: 0,_,0,_ X-CID-FACTOR: TF_CID_SPAM_SNR X-CID-RHF: D41D8CD98F00B204E9800998ECF8427E X-UUID: ad1f4f466ab911f0b33aeb1e7f16c2b6-20250727 Received: from mtkmbs13n1.mediatek.inc [(172.21.101.193)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 677714350; Sun, 27 Jul 2025 15:16:55 +0800 Received: from mtkmbs11n1.mediatek.inc (172.21.101.185) by mtkmbs10n1.mediatek.inc (172.21.101.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.39; Sun, 27 Jul 2025 15:16:52 +0800 Received: from mhfsdcap04.gcn.mediatek.inc (10.17.3.154) by mtkmbs11n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1258.39 via Frontend Transport; Sun, 27 Jul 2025 15:16:51 +0800 From: Jay Liu To: Chun-Kuang Hu , Philipp Zabel , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Matthias Brugger" , Jay Liu , AngeloGioacchino Del Regno , "Hsin-Yi Wang" , CK Hu , Yongqiang Niu CC: , , , , Subject: [PATCH v2 1/7] drm/mediatek: Add CCORR component support for MT8196 Date: Sun, 27 Jul 2025 15:15:51 +0800 Message-ID: <20250727071609.26037-2-jay.liu@mediatek.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20250727071609.26037-1-jay.liu@mediatek.com> References: <20250727071609.26037-1-jay.liu@mediatek.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add CCORR component support for MT8196. CCORR is a hardware module that optimizes the visual effects of images by adjusting the color matrix, enabling features such as night light. The 8196 SoC has two CCORR hardware units, which must be chained together in a fixed order in the display path to display the image correctly. the `mtk_ccorr_ctm_set` API only utilizes one of these units. To prevent the unused CCORR unit from inadvertently taking effect, we need to block it in the mtk_crtc.c. Signed-off-by: Jay Liu Signed-off-by: 20220315152503 created Reviewed-by: AngeloGioacchino Del Regno --- drivers/gpu/drm/mediatek/mtk_crtc.c | 5 ++++- drivers/gpu/drm/mediatek/mtk_ddp_comp.c | 3 ++- drivers/gpu/drm/mediatek/mtk_ddp_comp.h | 7 ++++--- drivers/gpu/drm/mediatek/mtk_disp_ccorr.c | 6 ++++-- drivers/gpu/drm/mediatek/mtk_disp_drv.h | 2 +- 5 files changed, 15 insertions(+), 8 deletions(-) diff --git a/drivers/gpu/drm/mediatek/mtk_crtc.c b/drivers/gpu/drm/mediatek= /mtk_crtc.c index bc7527542fdc..6b9cb52e9207 100644 --- a/drivers/gpu/drm/mediatek/mtk_crtc.c +++ b/drivers/gpu/drm/mediatek/mtk_crtc.c @@ -859,11 +859,14 @@ static void mtk_crtc_atomic_flush(struct drm_crtc *cr= tc, { struct mtk_crtc *mtk_crtc =3D to_mtk_crtc(crtc); int i; + bool ctm_set =3D false; =20 if (crtc->state->color_mgmt_changed) for (i =3D 0; i < mtk_crtc->ddp_comp_nr; i++) { mtk_ddp_gamma_set(mtk_crtc->ddp_comp[i], crtc->state); - mtk_ddp_ctm_set(mtk_crtc->ddp_comp[i], crtc->state); + /* only set ctm once for the pipeline with two CCORR components */ + if (!ctm_set) + ctm_set =3D mtk_ddp_ctm_set(mtk_crtc->ddp_comp[i], crtc->state); } mtk_crtc_update_config(mtk_crtc, !!mtk_crtc->event); } diff --git a/drivers/gpu/drm/mediatek/mtk_ddp_comp.c b/drivers/gpu/drm/medi= atek/mtk_ddp_comp.c index ac6620e10262..850e3b18da61 100644 --- a/drivers/gpu/drm/mediatek/mtk_ddp_comp.c +++ b/drivers/gpu/drm/mediatek/mtk_ddp_comp.c @@ -458,7 +458,8 @@ static const struct mtk_ddp_comp_match mtk_ddp_matches[= DDP_COMPONENT_DRM_ID_MAX] [DDP_COMPONENT_AAL0] =3D { MTK_DISP_AAL, 0, &ddp_aal }, [DDP_COMPONENT_AAL1] =3D { MTK_DISP_AAL, 1, &ddp_aal }, [DDP_COMPONENT_BLS] =3D { MTK_DISP_BLS, 0, NULL }, - [DDP_COMPONENT_CCORR] =3D { MTK_DISP_CCORR, 0, &ddp_ccorr }, + [DDP_COMPONENT_CCORR0] =3D { MTK_DISP_CCORR, 0, &ddp_ccorr }, + [DDP_COMPONENT_CCORR1] =3D { MTK_DISP_CCORR, 1, &ddp_ccorr }, [DDP_COMPONENT_COLOR0] =3D { MTK_DISP_COLOR, 0, &ddp_color }, [DDP_COMPONENT_COLOR1] =3D { MTK_DISP_COLOR, 1, &ddp_color }, [DDP_COMPONENT_DITHER0] =3D { MTK_DISP_DITHER, 0, &ddp_dither }, diff --git a/drivers/gpu/drm/mediatek/mtk_ddp_comp.h b/drivers/gpu/drm/medi= atek/mtk_ddp_comp.h index 7289b3dcf22f..98a701ac4cde 100644 --- a/drivers/gpu/drm/mediatek/mtk_ddp_comp.h +++ b/drivers/gpu/drm/mediatek/mtk_ddp_comp.h @@ -77,7 +77,7 @@ struct mtk_ddp_comp_funcs { struct drm_crtc_state *state); void (*bgclr_in_on)(struct device *dev); void (*bgclr_in_off)(struct device *dev); - void (*ctm_set)(struct device *dev, + bool (*ctm_set)(struct device *dev, struct drm_crtc_state *state); struct device * (*dma_dev_get)(struct device *dev); u32 (*get_blend_modes)(struct device *dev); @@ -254,11 +254,12 @@ static inline void mtk_ddp_comp_bgclr_in_off(struct m= tk_ddp_comp *comp) comp->funcs->bgclr_in_off(comp->dev); } =20 -static inline void mtk_ddp_ctm_set(struct mtk_ddp_comp *comp, +static inline bool mtk_ddp_ctm_set(struct mtk_ddp_comp *comp, struct drm_crtc_state *state) { if (comp->funcs && comp->funcs->ctm_set) - comp->funcs->ctm_set(comp->dev, state); + return comp->funcs->ctm_set(comp->dev, state); + return false; } =20 static inline struct device *mtk_ddp_comp_dma_dev_get(struct mtk_ddp_comp = *comp) diff --git a/drivers/gpu/drm/mediatek/mtk_disp_ccorr.c b/drivers/gpu/drm/me= diatek/mtk_disp_ccorr.c index 10d60d2c2a56..85ba109d6383 100644 --- a/drivers/gpu/drm/mediatek/mtk_disp_ccorr.c +++ b/drivers/gpu/drm/mediatek/mtk_disp_ccorr.c @@ -101,7 +101,7 @@ static u16 mtk_ctm_s31_32_to_s1_n(u64 in, u32 n) return r; } =20 -void mtk_ccorr_ctm_set(struct device *dev, struct drm_crtc_state *state) +bool mtk_ccorr_ctm_set(struct device *dev, struct drm_crtc_state *state) { struct mtk_disp_ccorr *ccorr =3D dev_get_drvdata(dev); struct drm_property_blob *blob =3D state->ctm; @@ -113,7 +113,7 @@ void mtk_ccorr_ctm_set(struct device *dev, struct drm_c= rtc_state *state) u32 matrix_bits =3D ccorr->data->matrix_bits; =20 if (!blob) - return; + return false; =20 ctm =3D (struct drm_color_ctm *)blob->data; input =3D ctm->matrix; @@ -131,6 +131,8 @@ void mtk_ccorr_ctm_set(struct device *dev, struct drm_c= rtc_state *state) &ccorr->cmdq_reg, ccorr->regs, DISP_CCORR_COEF_3); mtk_ddp_write(cmdq_pkt, coeffs[8] << 16, &ccorr->cmdq_reg, ccorr->regs, DISP_CCORR_COEF_4); + + return true; } =20 static int mtk_disp_ccorr_bind(struct device *dev, struct device *master, diff --git a/drivers/gpu/drm/mediatek/mtk_disp_drv.h b/drivers/gpu/drm/medi= atek/mtk_disp_drv.h index 679d413bf10b..4203c28c38ce 100644 --- a/drivers/gpu/drm/mediatek/mtk_disp_drv.h +++ b/drivers/gpu/drm/mediatek/mtk_disp_drv.h @@ -22,7 +22,7 @@ void mtk_aal_gamma_set(struct device *dev, struct drm_crt= c_state *state); void mtk_aal_start(struct device *dev); void mtk_aal_stop(struct device *dev); =20 -void mtk_ccorr_ctm_set(struct device *dev, struct drm_crtc_state *state); +bool mtk_ccorr_ctm_set(struct device *dev, struct drm_crtc_state *state); int mtk_ccorr_clk_enable(struct device *dev); void mtk_ccorr_clk_disable(struct device *dev); void mtk_ccorr_config(struct device *dev, unsigned int w, --=20 2.46.0 From nobody Mon Oct 6 01:29:08 2025 Received: from mailgw02.mediatek.com (unknown [210.61.82.184]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 495E2BA3F; Sun, 27 Jul 2025 07:17:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=210.61.82.184 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753600625; cv=none; b=FvN6MSuurkP2fyj0dDL4tAh5DjLTBvbPLO9asZ3TtjKacg24dXtpTrLQfnkw+n4M/+/zzW8zKX00++WTqsyDTyEgaqHvYG/hUo1juHFzRkmho9NXrfBd14DjNcK1ywWVD4Y5fNLqbCQ4q/QriokqmKWjnKAE4uy8EZojDq1qvnk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753600625; c=relaxed/simple; bh=Ap7KlXUexDaxC0bm/3hly9hFKEgs/sppHz+f1lLQ97I=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=AvcpjLoYBD6mYpSh7mr/fMoUBHXWnaJ9UjMUldTa+CikxcGdVr/gF0+X807q7Z7tOuu6bifjDtM6YOSU2DN8imBe+8PNDv3kZ5QxoND28aRmBnMefgwMk4wAejMiN0/yZjYtu2ihvZd2mwcduQFjq1gV66Voyv4mDWLMsFuuLU0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com; spf=pass smtp.mailfrom=mediatek.com; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b=JwneVsfU; arc=none smtp.client-ip=210.61.82.184 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=mediatek.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="JwneVsfU" X-UUID: ae9172646ab911f0b33aeb1e7f16c2b6-20250727 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=h3xfRIA1MWnnwK9QehcSTbsTqW/dyTAHteqQQVk9tms=; b=JwneVsfUROeRh9jwj+SSh9jROMaFIM9bq2HjHy6R6WVFe7y768TyrCKh2KZXL5FTstDSGPKbHkL8Qt9rAFD4TCdPLep3ijDOTS8k7ikvWTui02WoscXZfEEAsL+dE67ZeWL9odEgDzEjPY8mRkju6ttxVMdDEQzebOUIE0BZzPc=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.3.2,REQID:a686bb6f-3b0c-47b9-bcde-ad8d5bfff25e,IP:0,UR L:0,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION:r elease,TS:0 X-CID-META: VersionHash:9eb4ff7,CLOUDID:ec5dd208-aadc-4681-92d7-012627504691,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:81|82|102,TC:nil,Content:0|15|50,EDM :-3,IP:nil,URL:0,File:nil,RT:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA:0 ,AV:0,LES:1,SPR:NO,DKR:0,DKP:0,BRR:0,BRE:0,ARC:0 X-CID-BVR: 0 X-CID-BAS: 0,_,0,_ X-CID-FACTOR: TF_CID_SPAM_SNR X-CID-RHF: D41D8CD98F00B204E9800998ECF8427E X-UUID: ae9172646ab911f0b33aeb1e7f16c2b6-20250727 Received: from mtkmbs13n2.mediatek.inc [(172.21.101.108)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 2118310573; Sun, 27 Jul 2025 15:16:57 +0800 Received: from mtkmbs11n1.mediatek.inc (172.21.101.185) by mtkmbs13n2.mediatek.inc (172.21.101.108) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.39; Sun, 27 Jul 2025 15:16:55 +0800 Received: from mhfsdcap04.gcn.mediatek.inc (10.17.3.154) by mtkmbs11n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1258.39 via Frontend Transport; Sun, 27 Jul 2025 15:16:53 +0800 From: Jay Liu To: Chun-Kuang Hu , Philipp Zabel , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , Jay Liu , AngeloGioacchino Del Regno , Hsin-Yi Wang , CK Hu , Yongqiang Niu CC: , , , , Subject: [PATCH v2 2/7] drm/mediatek: fix CCORR mtk_ctm_s31_32_to_s1_n function issue Date: Sun, 27 Jul 2025 15:15:52 +0800 Message-ID: <20250727071609.26037-3-jay.liu@mediatek.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20250727071609.26037-1-jay.liu@mediatek.com> References: <20250727071609.26037-1-jay.liu@mediatek.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" if matrixbit is 11, The range of color matrix is from 0 to (BIT(12) - 1). Values from 0 to (BIT(11) - 1) represent positive numbers, values from BIT(11) to (BIT(12) - 1) represent negative numbers. For example, -1 need converted to 8191. so convert S31.32 to HW Q2.11 format by drm_color_ctm_s31_32_to_qm_n, and set int_bits to 2. Fixes: 738ed4156fba ("drm/mediatek: Add matrix_bits private data for ccorr") Reviewed-by: AngeloGioacchino Del Regno Signed-off-by: Jay Liu Signed-off-by: 20220315152503 created --- drivers/gpu/drm/mediatek/mtk_disp_ccorr.c | 24 ++--------------------- 1 file changed, 2 insertions(+), 22 deletions(-) diff --git a/drivers/gpu/drm/mediatek/mtk_disp_ccorr.c b/drivers/gpu/drm/me= diatek/mtk_disp_ccorr.c index 85ba109d6383..b097c20877f3 100644 --- a/drivers/gpu/drm/mediatek/mtk_disp_ccorr.c +++ b/drivers/gpu/drm/mediatek/mtk_disp_ccorr.c @@ -80,27 +80,6 @@ void mtk_ccorr_stop(struct device *dev) writel_relaxed(0x0, ccorr->regs + DISP_CCORR_EN); } =20 -/* Converts a DRM S31.32 value to the HW S1.n format. */ -static u16 mtk_ctm_s31_32_to_s1_n(u64 in, u32 n) -{ - u16 r; - - /* Sign bit. */ - r =3D in & BIT_ULL(63) ? BIT(n + 1) : 0; - - if ((in & GENMASK_ULL(62, 33)) > 0) { - /* identity value 0x100000000 -> 0x400(mt8183), */ - /* identity value 0x100000000 -> 0x800(mt8192), */ - /* if bigger this, set it to max 0x7ff. */ - r |=3D GENMASK(n, 0); - } else { - /* take the n+1 most important bits. */ - r |=3D (in >> (32 - n)) & GENMASK(n, 0); - } - - return r; -} - bool mtk_ccorr_ctm_set(struct device *dev, struct drm_crtc_state *state) { struct mtk_disp_ccorr *ccorr =3D dev_get_drvdata(dev); @@ -109,6 +88,7 @@ bool mtk_ccorr_ctm_set(struct device *dev, struct drm_cr= tc_state *state) const u64 *input; uint16_t coeffs[9] =3D { 0 }; int i; + int int_bits =3D 2; struct cmdq_pkt *cmdq_pkt =3D NULL; u32 matrix_bits =3D ccorr->data->matrix_bits; =20 @@ -119,7 +99,7 @@ bool mtk_ccorr_ctm_set(struct device *dev, struct drm_cr= tc_state *state) input =3D ctm->matrix; =20 for (i =3D 0; i < ARRAY_SIZE(coeffs); i++) - coeffs[i] =3D mtk_ctm_s31_32_to_s1_n(input[i], matrix_bits); + coeffs[i] =3D drm_color_ctm_s31_32_to_qm_n(input[i], int_bits, matrix_bi= ts); =20 mtk_ddp_write(cmdq_pkt, coeffs[0] << 16 | coeffs[1], &ccorr->cmdq_reg, ccorr->regs, DISP_CCORR_COEF_0); --=20 2.46.0 From nobody Mon Oct 6 01:29:08 2025 Received: from mailgw01.mediatek.com (unknown [60.244.123.138]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8CE171E32A3; Sun, 27 Jul 2025 07:17:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=60.244.123.138 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753600635; cv=none; b=ppvBz6OfI7hFK8TkrvsczkaTcleao1lfbZ9e6EBw/QyDoWVY2dYeedOMiu00cuXPgSj2wdVG93xfmvl4a1J1qCdT13ve6sde8Q/x88pjOYI2s8b1YoQwp4BAYQy2eB0WHdJkW2JxFdJ74VEjrqCwv3826HRchY3L7ayofBtbbUg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753600635; c=relaxed/simple; bh=WVOYYIBnCFRZtJ9ne0rz3mciWMKewr+ty0OTr6P6EXY=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=r5ajq4SdCAb5FDU8CJ22yoo/y5kXu6HaucqAjvAHbzrF7+X9jmj+sbjL/lF+1XsonBrkZvGqJtc0goTKnk4WBchcSJtH+2U8DMSEyb7xai5aH91Ed3Qa10DMU8POEmUCVP9lxKDRhCayD3L/qQ5ClmtmphlUu0Y0rSEeYpkxMfM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com; spf=pass smtp.mailfrom=mediatek.com; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b=JB/s8QIJ; arc=none smtp.client-ip=60.244.123.138 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=mediatek.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="JB/s8QIJ" X-UUID: b0fed17c6ab911f08b7dc59d57013e23-20250727 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=fsO/q/ehumTt0L+nbFzurWA/747fgUU5WJpQsRVUOVo=; b=JB/s8QIJenFNRztFXtUIEK9N+e7+QygZiFeMQAilUn9N0/F4nkdPktNxMbk5/3Uo3Yq4cca96PdSyJ7AoPkU9IfRz1GDn00KVFCBdg5uceTWx5Pk3FPRPyXPHvMCZpO/30BxmK5DD2aA9AcwlnfLWpp0D2S4sucY7vo4TVXjZUI=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.3.2,REQID:05f7329c-d669-402e-a945-e5afb8b4e8ad,IP:0,UR L:0,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION:r elease,TS:0 X-CID-META: VersionHash:9eb4ff7,CLOUDID:fb5dd208-aadc-4681-92d7-012627504691,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:81|82|102,TC:nil,Content:0|15|50,EDM :-3,IP:nil,URL:0,File:nil,RT:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA:0 ,AV:0,LES:1,SPR:NO,DKR:0,DKP:0,BRR:0,BRE:0,ARC:0 X-CID-BVR: 0 X-CID-BAS: 0,_,0,_ X-CID-FACTOR: TF_CID_SPAM_SNR X-CID-RHF: D41D8CD98F00B204E9800998ECF8427E X-UUID: b0fed17c6ab911f08b7dc59d57013e23-20250727 Received: from mtkmbs11n2.mediatek.inc [(172.21.101.187)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 1173588247; Sun, 27 Jul 2025 15:17:01 +0800 Received: from mtkmbs11n1.mediatek.inc (172.21.101.185) by MTKMBS14N1.mediatek.inc (172.21.101.75) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.39; Sun, 27 Jul 2025 15:16:57 +0800 Received: from mhfsdcap04.gcn.mediatek.inc (10.17.3.154) by mtkmbs11n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1258.39 via Frontend Transport; Sun, 27 Jul 2025 15:16:56 +0800 From: Jay Liu To: Chun-Kuang Hu , Philipp Zabel , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , Jay Liu , AngeloGioacchino Del Regno , Hsin-Yi Wang , CK Hu , Yongqiang Niu CC: , , , , Subject: [PATCH v2 3/7] drm/mediatek: Add TDSHP component support for MT8196 Date: Sun, 27 Jul 2025 15:15:53 +0800 Message-ID: <20250727071609.26037-4-jay.liu@mediatek.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20250727071609.26037-1-jay.liu@mediatek.com> References: <20250727071609.26037-1-jay.liu@mediatek.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add TDSHP component support for MT8196. TDSHP is a hardware module designed to enhance the sharpness and clarity of displayed images by analyzing and improving edges and fine details in frames. Reviewed-by: AngeloGioacchino Del Regno Signed-off-by: Jay Liu Signed-off-by: 20220315152503 created Reviewed-by: CK Hu --- drivers/gpu/drm/mediatek/mtk_ddp_comp.c | 49 +++++++++++++++++++++++++ drivers/gpu/drm/mediatek/mtk_ddp_comp.h | 1 + drivers/gpu/drm/mediatek/mtk_drm_drv.c | 2 + 3 files changed, 52 insertions(+) diff --git a/drivers/gpu/drm/mediatek/mtk_ddp_comp.c b/drivers/gpu/drm/medi= atek/mtk_ddp_comp.c index 850e3b18da61..c63a12c41215 100644 --- a/drivers/gpu/drm/mediatek/mtk_ddp_comp.c +++ b/drivers/gpu/drm/mediatek/mtk_ddp_comp.c @@ -57,6 +57,14 @@ #define POSTMASK_RELAY_MODE BIT(0) #define DISP_REG_POSTMASK_SIZE 0x0030 =20 +#define DISP_REG_TDSHP_CTRL 0x0100 +#define DISP_TDSHP_CTRL_EN BIT(0) +#define DISP_REG_TDSHP_CFG 0x0110 +#define DISP_TDSHP_RELAY_MODE BIT(0) +#define DISP_REG_TDSHP_INPUT_SIZE 0x0120 +#define DISP_REG_TDSHP_OUTPUT_OFFSET 0x0124 +#define DISP_REG_TDSHP_OUTPUT_SIZE 0x0128 + #define DISP_REG_UFO_START 0x0000 #define UFO_BYPASS BIT(2) =20 @@ -261,6 +269,37 @@ static void mtk_postmask_stop(struct device *dev) writel_relaxed(0x0, priv->regs + DISP_REG_POSTMASK_EN); } =20 +static void mtk_disp_tdshp_config(struct device *dev, unsigned int w, + unsigned int h, unsigned int vrefresh, + unsigned int bpc, struct cmdq_pkt *cmdq_pkt) +{ + struct mtk_ddp_comp_dev *priv =3D dev_get_drvdata(dev); + + mtk_ddp_write(cmdq_pkt, w << 16 | h, &priv->cmdq_reg, priv->regs, + DISP_REG_TDSHP_INPUT_SIZE); + mtk_ddp_write(cmdq_pkt, w << 16 | h, &priv->cmdq_reg, priv->regs, + DISP_REG_TDSHP_OUTPUT_SIZE); + mtk_ddp_write(cmdq_pkt, 0x0, &priv->cmdq_reg, priv->regs, + DISP_REG_TDSHP_OUTPUT_OFFSET); + + mtk_ddp_write(cmdq_pkt, DISP_TDSHP_RELAY_MODE, &priv->cmdq_reg, + priv->regs, DISP_REG_TDSHP_CFG); +} + +static void mtk_disp_tdshp_start(struct device *dev) +{ + struct mtk_ddp_comp_dev *priv =3D dev_get_drvdata(dev); + + writel(DISP_TDSHP_CTRL_EN, priv->regs + DISP_REG_TDSHP_CTRL); +} + +static void mtk_disp_tdshp_stop(struct device *dev) +{ + struct mtk_ddp_comp_dev *priv =3D dev_get_drvdata(dev); + + writel(0, priv->regs + DISP_REG_TDSHP_CTRL); +} + static void mtk_ufoe_start(struct device *dev) { struct mtk_ddp_comp_dev *priv =3D dev_get_drvdata(dev); @@ -268,6 +307,14 @@ static void mtk_ufoe_start(struct device *dev) writel(UFO_BYPASS, priv->regs + DISP_REG_UFO_START); } =20 +static const struct mtk_ddp_comp_funcs ddp_tdshp =3D { + .clk_enable =3D mtk_ddp_clk_enable, + .clk_disable =3D mtk_ddp_clk_disable, + .config =3D mtk_disp_tdshp_config, + .start =3D mtk_disp_tdshp_start, + .stop =3D mtk_disp_tdshp_stop, +}; + static const struct mtk_ddp_comp_funcs ddp_aal =3D { .clk_enable =3D mtk_aal_clk_enable, .clk_disable =3D mtk_aal_clk_disable, @@ -441,6 +488,7 @@ static const char * const mtk_ddp_comp_stem[MTK_DDP_COM= P_TYPE_MAX] =3D { [MTK_DISP_POSTMASK] =3D "postmask", [MTK_DISP_PWM] =3D "pwm", [MTK_DISP_RDMA] =3D "rdma", + [MTK_DISP_TDSHP] =3D "tdshp", [MTK_DISP_UFOE] =3D "ufoe", [MTK_DISP_WDMA] =3D "wdma", [MTK_DP_INTF] =3D "dp-intf", @@ -496,6 +544,7 @@ static const struct mtk_ddp_comp_match mtk_ddp_matches[= DDP_COMPONENT_DRM_ID_MAX] [DDP_COMPONENT_RDMA1] =3D { MTK_DISP_RDMA, 1, &ddp_rdma }, [DDP_COMPONENT_RDMA2] =3D { MTK_DISP_RDMA, 2, &ddp_rdma }, [DDP_COMPONENT_RDMA4] =3D { MTK_DISP_RDMA, 4, &ddp_rdma }, + [DDP_COMPONENT_TDSHP0] =3D { MTK_DISP_TDSHP, 0, &ddp_tdshp }, [DDP_COMPONENT_UFOE] =3D { MTK_DISP_UFOE, 0, &ddp_ufoe }, [DDP_COMPONENT_WDMA0] =3D { MTK_DISP_WDMA, 0, NULL }, [DDP_COMPONENT_WDMA1] =3D { MTK_DISP_WDMA, 1, NULL }, diff --git a/drivers/gpu/drm/mediatek/mtk_ddp_comp.h b/drivers/gpu/drm/medi= atek/mtk_ddp_comp.h index 98a701ac4cde..a03fa3385d2f 100644 --- a/drivers/gpu/drm/mediatek/mtk_ddp_comp.h +++ b/drivers/gpu/drm/mediatek/mtk_ddp_comp.h @@ -38,6 +38,7 @@ enum mtk_ddp_comp_type { MTK_DISP_POSTMASK, MTK_DISP_PWM, MTK_DISP_RDMA, + MTK_DISP_TDSHP, MTK_DISP_UFOE, MTK_DISP_WDMA, MTK_DPI, diff --git a/drivers/gpu/drm/mediatek/mtk_drm_drv.c b/drivers/gpu/drm/media= tek/mtk_drm_drv.c index d5e6bab36414..042cf03c7a54 100644 --- a/drivers/gpu/drm/mediatek/mtk_drm_drv.c +++ b/drivers/gpu/drm/mediatek/mtk_drm_drv.c @@ -812,6 +812,8 @@ static const struct of_device_id mtk_ddp_comp_dt_ids[] = =3D { .data =3D (void *)MTK_DISP_RDMA }, { .compatible =3D "mediatek,mt8195-disp-rdma", .data =3D (void *)MTK_DISP_RDMA }, + { .compatible =3D "mediatek,mt8196-disp-tdshp", + .data =3D (void *)MTK_DISP_TDSHP }, { .compatible =3D "mediatek,mt8173-disp-ufoe", .data =3D (void *)MTK_DISP_UFOE }, { .compatible =3D "mediatek,mt8173-disp-wdma", --=20 2.46.0 From nobody Mon Oct 6 01:29:08 2025 Received: from mailgw01.mediatek.com (unknown [60.244.123.138]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 355201E3DF2; Sun, 27 Jul 2025 07:17:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=60.244.123.138 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753600636; cv=none; b=Q1ILiwhkpxj171rE6feQOLebCYOU/md11l4+qIiOR7uAYTL1blQrH5DN1RO3uBFBGCbC56sgRzzqPw6FCojbk4Hw0dYH+ZmftYQTFsJ590dTfIKnVxHzs8kNbprTHjjrS5VAGvO989nUTMIrzb350tTs8eoogaaNaSk75CjtbHo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753600636; c=relaxed/simple; bh=rHp6wo/jHroUiSpBc+4kmaDogRUUMOg2V3Lozu3DHcY=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=BpjJkcvva8vOYZwMEgqQ/AiHNWCQsWfcSSVa0TUN0MlZN0QRYGI1J0v4L/OO40+10bYocqoB971nFc55qh/rSGWR4imSdP/ccv0ld0AbRUy16x2lS8AmMSky3ptivQlVeeUV5rVFgaL1/Pdu0h67YkKyIznRcFvEmnH9MLqAn8o= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com; spf=pass smtp.mailfrom=mediatek.com; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b=WvoWDHXi; arc=none smtp.client-ip=60.244.123.138 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=mediatek.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="WvoWDHXi" X-UUID: b16b7c326ab911f08b7dc59d57013e23-20250727 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=ZZLcYegyaHbf8qxTlw980aj5MvkdsQQ3wp27pJbfu6Y=; b=WvoWDHXiw4ZNb9jc0b6dVrQYo3eBxI0VX2X589+B+phu3K6AbXpJzVQrPyf7PzffO1xAtL0Xog9FX7WMlmc9ueVVTZhvyURdUe6hhCuRvtT/XOvMEIJRvR7IkNiH/wsko07oDVqF5g9Gkv4Wwt8tIxphLyvpNN4DgAOCOVqUYJw=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.3.2,REQID:46e12f18-6940-4dad-9326-ac945674ecb7,IP:0,UR L:25,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION: release,TS:25 X-CID-META: VersionHash:9eb4ff7,CLOUDID:f95dd208-aadc-4681-92d7-012627504691,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:81|82|102,TC:nil,Content:0|15|50,EDM :-3,IP:nil,URL:11|97|99|83|106|1,File:nil,RT:nil,Bulk:nil,QS:nil,BEC:nil,C OL:0,OSI:0,OSA:0,AV:0,LES:1,SPR:NO,DKR:0,DKP:0,BRR:0,BRE:0,ARC:0 X-CID-BVR: 0,NGT X-CID-BAS: 0,NGT,0,_ X-CID-FACTOR: TF_CID_SPAM_SNR,TF_CID_SPAM_ULN X-CID-RHF: D41D8CD98F00B204E9800998ECF8427E X-UUID: b16b7c326ab911f08b7dc59d57013e23-20250727 Received: from mtkmbs09n1.mediatek.inc [(172.21.101.35)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 1909679680; Sun, 27 Jul 2025 15:17:02 +0800 Received: from mtkmbs11n1.mediatek.inc (172.21.101.185) by mtkmbs10n1.mediatek.inc (172.21.101.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.39; Sun, 27 Jul 2025 15:16:59 +0800 Received: from mhfsdcap04.gcn.mediatek.inc (10.17.3.154) by mtkmbs11n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1258.39 via Frontend Transport; Sun, 27 Jul 2025 15:16:58 +0800 From: Jay Liu To: Chun-Kuang Hu , Philipp Zabel , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Matthias Brugger" , Jay Liu , AngeloGioacchino Del Regno , "Hsin-Yi Wang" , CK Hu , Yongqiang Niu CC: , , , , Subject: [PATCH v2 4/7] dt-bindings: display: mediatek: disp-tdshp: Add support for MT8196 Date: Sun, 27 Jul 2025 15:15:54 +0800 Message-ID: <20250727071609.26037-5-jay.liu@mediatek.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20250727071609.26037-1-jay.liu@mediatek.com> References: <20250727071609.26037-1-jay.liu@mediatek.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Add disp-tdshp hardware description for MediaTek MT8196 SoC Signed-off-by: Jay Liu Signed-off-by: 20220315152503 created --- .../display/mediatek/mediatek,disp-tdshp.yaml | 50 +++++++++++++++++++ 1 file changed, 50 insertions(+) create mode 100644 Documentation/devicetree/bindings/display/mediatek/medi= atek,disp-tdshp.yaml diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,di= sp-tdshp.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek= ,disp-tdshp.yaml new file mode 100644 index 000000000000..3d95ecfc0d19 --- /dev/null +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,disp-tdsh= p.yaml @@ -0,0 +1,50 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/mediatek/mediatek,disp-tdshp.ya= ml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: MediaTek display 2D sharpness processor + +maintainers: + - Chun-Kuang Hu + - Philipp Zabel + +description: | + MediaTek display 2D sharpness processor, namely TDSHP, provides a + operation used to adjust sharpness in=C2=A0display system. + TDSHP device node must be siblings to the central MMSYS_CONFIG node. + For a description of the MMSYS_CONFIG binding, see + Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml + for details. + +properties: + compatible: + - enum: + - mediatek,mt8196-disp-tdshp + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + +required: + - compatible + - reg + - clocks + +additionalProperties: false + +examples: + + soc { + #address-cells =3D <2>; + #size-cells =3D <2>; + + disp-tdshp@321e0000 { + compatible =3D "mediatek,mt8196-disp-tdshp"; + reg =3D <0 0x321e0000 0 0x1000>; + clocks =3D <&dispsys_config_clk 107>; + }; + }; --=20 2.46.0 From nobody Mon Oct 6 01:29:08 2025 Received: from mailgw02.mediatek.com (unknown [210.61.82.184]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 89F4BBA3F; Sun, 27 Jul 2025 07:17:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=210.61.82.184 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753600631; cv=none; b=Avtv83ncU+JEjwEMP6uCzzqbR/3uV1rxBjKeo34xObJgDnSCRsrvBijIdViKJPRIQD90hTln/fvApTs7EKWAAeMxDNj/Rq4JXUQvakqyqKA1m/dZC6CY+OV7qacFeAmewEl09hUKSujD0Q1dl1D3qoQaUwg4FVZnPRoX2ZvIupg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753600631; c=relaxed/simple; bh=SZQwESJSEXJLm6wft90bLuEJLbHQ6oEy+iDhmYY2I24=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=NYWAIsJ90+UKIO2bRvkK9QJUw58uif7iCkn/o84W299E1ejjPLYSLrFX0qSLpkJi31YwS8x4AfR3fCsFeMwJYq3lQNiqWKb8/52BQUM6wq6fImFGyvejt+KmNA3occmeostBxwPSrey+ntDzsE7DF7FYUHqMl/+ducyDpR41I4I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com; spf=pass smtp.mailfrom=mediatek.com; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b=Qt9T/9yP; arc=none smtp.client-ip=210.61.82.184 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=mediatek.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="Qt9T/9yP" X-UUID: b289f5bc6ab911f0b33aeb1e7f16c2b6-20250727 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=oSB4EZHADQpGC3gLDK24bk/A+vF9/A0vtDt1+yMEhDg=; b=Qt9T/9yP8GPb0VJ6o5S1GoAD6NJ5NkXOLlnzmB+0bhdqvDAupHTe438T79P5BnR9pEy5411ocWuN9SkpbW7sdrGv++91OOVOOpHxGqbcCzjum/RbbhNlmJs/QZWG/D1QPbKUmJv1OIU76JsVc/rwSYn2S1F8R7rUfe8EgqT+3jE=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.3.2,REQID:67d7e4cd-26ce-4b6b-970d-9e9d22074658,IP:0,UR L:0,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION:r elease,TS:0 X-CID-META: VersionHash:9eb4ff7,CLOUDID:0a164f9a-32fc-44a3-90ac-aa371853f23f,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:81|82|102,TC:nil,Content:0|15|50,EDM :-3,IP:nil,URL:0,File:nil,RT:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA:0 ,AV:0,LES:1,SPR:NO,DKR:0,DKP:0,BRR:0,BRE:0,ARC:0 X-CID-BVR: 0 X-CID-BAS: 0,_,0,_ X-CID-FACTOR: TF_CID_SPAM_SNR X-CID-RHF: D41D8CD98F00B204E9800998ECF8427E X-UUID: b289f5bc6ab911f0b33aeb1e7f16c2b6-20250727 Received: from mtkmbs10n1.mediatek.inc [(172.21.101.34)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 1245503800; Sun, 27 Jul 2025 15:17:04 +0800 Received: from mtkmbs11n1.mediatek.inc (172.21.101.185) by mtkmbs10n1.mediatek.inc (172.21.101.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.39; Sun, 27 Jul 2025 15:17:01 +0800 Received: from mhfsdcap04.gcn.mediatek.inc (10.17.3.154) by mtkmbs11n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1258.39 via Frontend Transport; Sun, 27 Jul 2025 15:17:00 +0800 From: Jay Liu To: Chun-Kuang Hu , Philipp Zabel , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Matthias Brugger" , Jay Liu , AngeloGioacchino Del Regno , "Hsin-Yi Wang" , CK Hu , Yongqiang Niu CC: , , , , Subject: [PATCH v2 5/7] dt-bindings: display: mediatek: ccorr: Add support for MT8196 Date: Sun, 27 Jul 2025 15:15:55 +0800 Message-ID: <20250727071609.26037-6-jay.liu@mediatek.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20250727071609.26037-1-jay.liu@mediatek.com> References: <20250727071609.26037-1-jay.liu@mediatek.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add a compatible string for the CCORR IP found in the MT8196 SoC. Each CCORR IP of this SoC is fully compatible with the ones found in MT8192. Reviewed-by: AngeloGioacchino Del Regno Signed-off-by: Jay Liu Signed-off-by: 20220315152503 created --- .../devicetree/bindings/display/mediatek/mediatek,ccorr.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,cc= orr.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,ccor= r.yaml index fca8e7bb0cbc..581003aa9b9c 100644 --- a/Documentation/devicetree/bindings/display/mediatek/mediatek,ccorr.yaml +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,ccorr.yaml @@ -32,6 +32,7 @@ properties: - mediatek,mt8186-disp-ccorr - mediatek,mt8188-disp-ccorr - mediatek,mt8195-disp-ccorr + - mediatek,mt8196-disp-ccorr - const: mediatek,mt8192-disp-ccorr =20 reg: --=20 2.46.0 From nobody Mon Oct 6 01:29:08 2025 Received: from mailgw02.mediatek.com (unknown [210.61.82.184]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8164C1E230E; Sun, 27 Jul 2025 07:17:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=210.61.82.184 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753600634; cv=none; b=QnvI29W/i5c/TVleYZx8cz/sU2soDGUFh372okvxmDFsAV4Gs0ACY6tcBFTu2Tirq175QY6nb39g3DG6Eqx/W3Qk/Qi/Mv+Lc+Eyik1UAvrbhm9gg9SxWTN3zq6/Lvr5+MMIBP5Z672UZjkrjnxalaI4OdwoadbSbzQyl8dQCts= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753600634; c=relaxed/simple; bh=uVVRo3wdjXnGtV10vmwYFqpWkoEqbpkfNtzRZTVEc9M=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=WscuIKuDiR7HqD6mbRJulm3tjzMzJNksXNN5R7xoVooRLRcOdW99MpPgcXGvZHZL0lSO4v8S9Fx2Ygdc+oRu7uQNho7UymwbwGGwKO3UaCvo9Uui7ySGylK6M7pSwkigwcFYo3mEGybmgH1E272Eq3uQDjGibhPHobkvA4DdHIs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com; spf=pass smtp.mailfrom=mediatek.com; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b=briqkoy7; arc=none smtp.client-ip=210.61.82.184 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=mediatek.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="briqkoy7" X-UUID: b3cf37026ab911f0b33aeb1e7f16c2b6-20250727 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=be226D7ZzIosIcgAzlSazzxyQioXPnGQrjAmnrLyEHQ=; b=briqkoy7QEDxotottIeHJ+Q/ofTi/SR3D1iRwtz7J4nFrJhwMCm4BVoQiR+gvcwzK83XBJSTWTFTwF5SRa/iGYV5+t6hY2Ohv+Vdy383o2kfCWOcoXKS6rcokEMev+b3grZFL4QY29RB1W0Dze8CDAr1olSeXwHujxL5fvrVW2s=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.3.2,REQID:9ba60d01-6fd7-49a9-b004-c1cd999e2afb,IP:0,UR L:0,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION:r elease,TS:0 X-CID-META: VersionHash:9eb4ff7,CLOUDID:e4cd4950-93b9-417a-b51d-915a29f1620f,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:81|82|102,TC:nil,Content:0|15|50,EDM :-3,IP:nil,URL:0,File:nil,RT:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA:0 ,AV:0,LES:1,SPR:NO,DKR:0,DKP:0,BRR:0,BRE:0,ARC:0 X-CID-BVR: 0 X-CID-BAS: 0,_,0,_ X-CID-FACTOR: TF_CID_SPAM_SNR X-CID-RHF: D41D8CD98F00B204E9800998ECF8427E X-UUID: b3cf37026ab911f0b33aeb1e7f16c2b6-20250727 Received: from mtkmbs10n2.mediatek.inc [(172.21.101.183)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 1217807850; Sun, 27 Jul 2025 15:17:06 +0800 Received: from mtkmbs11n1.mediatek.inc (172.21.101.185) by mtkmbs11n2.mediatek.inc (172.21.101.187) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.39; Sun, 27 Jul 2025 15:17:03 +0800 Received: from mhfsdcap04.gcn.mediatek.inc (10.17.3.154) by mtkmbs11n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1258.39 via Frontend Transport; Sun, 27 Jul 2025 15:17:02 +0800 From: Jay Liu To: Chun-Kuang Hu , Philipp Zabel , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , Jay Liu , AngeloGioacchino Del Regno , Hsin-Yi Wang , CK Hu , Yongqiang Niu CC: , , , , Subject: [PATCH v2 6/7] dt-bindings: display: mediatek: dither: Add support for MT8196 Date: Sun, 27 Jul 2025 15:15:56 +0800 Message-ID: <20250727071609.26037-7-jay.liu@mediatek.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20250727071609.26037-1-jay.liu@mediatek.com> References: <20250727071609.26037-1-jay.liu@mediatek.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add a compatible string for the DITHER IP found in the MT8196 SoC. Each DITHER IP of this SoC is fully compatible with the ones found in MT8183. Reviewed-by: AngeloGioacchino Del Regno Signed-off-by: Jay Liu Signed-off-by: 20220315152503 created --- .../devicetree/bindings/display/mediatek/mediatek,dither.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,di= ther.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,dit= her.yaml index abaf27916d13..1f1719228b5d 100644 --- a/Documentation/devicetree/bindings/display/mediatek/mediatek,dither.ya= ml +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,dither.ya= ml @@ -31,6 +31,7 @@ properties: - mediatek,mt8192-disp-dither - mediatek,mt8195-disp-dither - mediatek,mt8365-disp-dither + - mediatek,mt8196-disp-dither - const: mediatek,mt8183-disp-dither =20 reg: --=20 2.46.0 From nobody Mon Oct 6 01:29:08 2025 Received: from mailgw01.mediatek.com (unknown [60.244.123.138]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 98B811E376E; Sun, 27 Jul 2025 07:17:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=60.244.123.138 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753600635; cv=none; b=JCRzdFa9SSYhohiFTYRhuTCaNjeruAD/tMEhwlM5U7Sjq4afy0yxPLZq5Sr+4CPvjDNDxpmkG8n03xoWqiuX4dbDNyc8qVk1+V1iC9Bcw3FdwGX7eipfPqkz9onXMkaa+8eNt9F4t6RQEXnNZvYrDCmvde3rRQ8mrRKKZjFnblk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753600635; c=relaxed/simple; bh=TftV0aWXrV1+RHzz32mU431/YAR06CaB+MdXLNeKsCY=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=A3q7mKV/Lbj4NY9K6LB5MKgeYNQml6ckb3TsHoxm/Q1o6BubZ+6pastYg9nG7NXlR/D/OPBnSsguzcRRZVcTKFC/jzmSAGAeZjuTD/IKdnvmZ6Kzz/0ixMpVqxPSOLYwr8LTiGjUQCnNuhRLnLp7IohRimGIcRQeiXkStyePB44= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com; spf=pass smtp.mailfrom=mediatek.com; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b=NVDgzHjY; arc=none smtp.client-ip=60.244.123.138 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=mediatek.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=mediatek.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="NVDgzHjY" X-UUID: b5146e706ab911f08b7dc59d57013e23-20250727 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Type:Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=h/6Q7ujA0qP8HOsCdISb9GQQ5dFVRD6CG+119es1Sxg=; b=NVDgzHjYAH4+bHaBnlYXs8pLfJMRz/WsyoqllVKHvCb/JaQUg6ctS2tNyoavejBbbp5DpHBipHMPWqGGRXW3ZJ9QVueTihP5rVpadZTUB1R3ZJp301Ep2OmhjoJFk5TncrikIp7bvJ4pX9a0PoG3fmdGNjfVTWtuDRcCn4oQUuM=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.3.2,REQID:86822d3b-9ba6-4443-a13b-62f4d59eacc7,IP:0,UR L:0,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION:r elease,TS:0 X-CID-META: VersionHash:9eb4ff7,CLOUDID:3385360f-6968-429c-a74d-a1cce2b698bd,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:81|82|102,TC:nil,Content:0|15|50,EDM :-3,IP:nil,URL:0,File:nil,RT:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA:0 ,AV:0,LES:1,SPR:NO,DKR:0,DKP:0,BRR:0,BRE:0,ARC:0 X-CID-BVR: 0 X-CID-BAS: 0,_,0,_ X-CID-FACTOR: TF_CID_SPAM_SNR X-CID-RHF: D41D8CD98F00B204E9800998ECF8427E X-UUID: b5146e706ab911f08b7dc59d57013e23-20250727 Received: from mtkmbs10n1.mediatek.inc [(172.21.101.34)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 2112734843; Sun, 27 Jul 2025 15:17:08 +0800 Received: from mtkmbs11n1.mediatek.inc (172.21.101.185) by MTKMBS14N2.mediatek.inc (172.21.101.76) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.39; Sun, 27 Jul 2025 15:17:05 +0800 Received: from mhfsdcap04.gcn.mediatek.inc (10.17.3.154) by mtkmbs11n1.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.2.1258.39 via Frontend Transport; Sun, 27 Jul 2025 15:17:04 +0800 From: Jay Liu To: Chun-Kuang Hu , Philipp Zabel , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , Jay Liu , AngeloGioacchino Del Regno , Hsin-Yi Wang , CK Hu , Yongqiang Niu CC: , , , , Subject: [PATCH v2 7/7] dt-bindings: display: mediatek: gamma: Add support for MT8196 Date: Sun, 27 Jul 2025 15:15:57 +0800 Message-ID: <20250727071609.26037-8-jay.liu@mediatek.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20250727071609.26037-1-jay.liu@mediatek.com> References: <20250727071609.26037-1-jay.liu@mediatek.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add a compatible string for the GAMMA IP found in the MT8196 SoC. Each GAMMA IP of this SoC is fully compatible with the ones found in MT8195. Reviewed-by: AngeloGioacchino Del Regno Signed-off-by: Jay Liu Signed-off-by: 20220315152503 created --- .../devicetree/bindings/display/mediatek/mediatek,gamma.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,ga= mma.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,gamm= a.yaml index 48542dc7e784..513e51c6d2b9 100644 --- a/Documentation/devicetree/bindings/display/mediatek/mediatek,gamma.yaml +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,gamma.yaml @@ -40,6 +40,7 @@ properties: - items: - enum: - mediatek,mt8188-disp-gamma + - mediatek,mt8196-disp-gamma - const: mediatek,mt8195-disp-gamma =20 reg: --=20 2.46.0