From nobody Mon Oct 6 08:24:24 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3CD212D3EE3 for ; Thu, 24 Jul 2025 09:29:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753349377; cv=none; b=c+Ctd8eZEjl6vtiAsuXrUJr2d+8yh4YbQ4qUUKCDNi5lvGfq5el6hKFqQlme1gQP16DzOW1zvkjZ0Q9xI9iv1bZ3RIDbsqeBBV4CZBmvouRQvXLmaRRPVSgJe514gkXjflLbRwEHXkd7n/CAs34ZbWNFcl9xsvXr2ioC2pwbfRw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753349377; c=relaxed/simple; bh=5xkfcJbVkKNZ5yfJhspI+J3h+efsZ+lO+pcNZ6b5KUE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Q03XoPYMmKz0I1qgs7mukAC8FZ6T2ciwD0uahh5myyt+f7VM8SE8jCwcA1eTWUVpwazBjHvJYi9ItbclFmXP3CfJcNIPQJVTMfVVb7PpuUP1V3D22iLCw6Kyo4gUnGCpLlsGj4YDWQYpc/HrCsyd4doow9cLAKDOLokBe6S7hfc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=cylrEX9R; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="cylrEX9R" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 56NMXKSX005779 for ; Thu, 24 Jul 2025 09:29:35 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Rkua1eHudLhTq/27Qdikz3br+O5tiA9+J0gTy0Df1aQ=; b=cylrEX9RPzGDW56n g9MM8K86OVjTqP0kSNa57MhmWiDLspD3/TyIBYAoLUGJT4sWgsOl36ccK31jwH/4 J54QkUIbSfettp/3fq0btB4U09PjmTd0SIj/MSDl0lVzCqv/hc1BCDtp5G6+N51D dwQCwUI4yXHS1/awKKOQO2xAarheD+SjRUOwSAj9YRNjmJ2PYDs5MnLpOYfOA0qI c1XCnr9gadrmZJrsxgMLLHCkGxlsRdf+5XBWtKFbKNCDbzF5d3O3KUXl4NunRpAF JEd68VKyBDcn1K6kaqZOpgg7mSpVb9FEgTFUaL9wnQth4Ep2nPj/TtuNtGx3n9Yk aEvyRg== Received: from mail-pg1-f197.google.com (mail-pg1-f197.google.com [209.85.215.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48047qg737-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Thu, 24 Jul 2025 09:29:34 +0000 (GMT) Received: by mail-pg1-f197.google.com with SMTP id 41be03b00d2f7-b2fcbd76b61so1217402a12.3 for ; Thu, 24 Jul 2025 02:29:34 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1753349374; x=1753954174; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Rkua1eHudLhTq/27Qdikz3br+O5tiA9+J0gTy0Df1aQ=; b=HvQJn53j764R5ybS6sAKEjxy91AFRWydwBFFg9iC9nTD89ceA9le7KQVx+Jz9rATgL Jk/u1nDTIUB5sjUKju0KNtWiLdMJ16ADgKep1Ut451cx+HMQDwn5sEdXBm+sY6h85Oxv wOeBvQ8frTvfOJ3eKJMVVyCahmiFeSlEfzIo7lMh4aqZBPWj6TbHi30e3rp6dz3PZMJu LX/xKNoPgUjJ0cyy3l9aa3EbgllmVleK6JKmuhQE4mL+19Zh09pSv41hCFdMCIesODLY hJBLX2c1kygo/ri7FoUzZG76grEsxjf2OL7P2B5wc58Ka/m5gu98UsajJUNiYOmSw2wR CpIg== X-Forwarded-Encrypted: i=1; AJvYcCWiIh98EVzK3FBjQL19puSOTbtJtUvcCRwRmtGL3iTAg3XXq8MVtw3GlKgx4n3SUSXcgg6h0z/NpWYrnMU=@vger.kernel.org X-Gm-Message-State: AOJu0Yz5Tg6jvifmoi9LJXjd3u36bMITTMuF9/55HxrbuFC/77mnMEoh ykwSdM+CHvSgmyIRnQIMdY1viVclESl7fM6VXsx3fHq0uqXwc3IjUGuwBMBZ/OHE9dAah0hjFoi d+c/bU3HV3aUHfGwyJU1BXXh/cNkMUXwN9JiSl4+4pkHouHSNgxmqjyl7mM0HSsBidOk= X-Gm-Gg: ASbGncsVXJBdhlKLV/j5vQs+waoaV2NjC4EwcIJnZx3v/V0us74ibpDLGLVXxFeLZbV EuUZ+06Ss71yg8gdBjiy2qnsMEHTm4UtauXvo+9+UQ6SKt5Wv+HToD/dgsX2zTC5LXjbuweYxd/ K+1ZM167RGMyPQXkI6kFL5hfAkQbNrsvC2yp0NBXfq2ZK4rR+QFnd3830EkgofxViB7BgzYFmLW gkKTu1JJlmVragjwSSEPqdgULfAusgOny5phn+Hb0xzrXhIDQccbOdjpq6d6CcXtDvDHTTTR3zS TqXyFCyyx0ndceqS4xRy9m7NcF38niQLfc60LR8NP9NDcKbx0BccbnqKglba1yen X-Received: by 2002:a17:903:1b4d:b0:235:1706:1fe7 with SMTP id d9443c01a7336-23f9812b6c9mr96867215ad.4.1753349373714; Thu, 24 Jul 2025 02:29:33 -0700 (PDT) X-Google-Smtp-Source: AGHT+IH7g+nxtHCjv5a2DV93ZQS9k2ZMHV3+YGWomUwAyenemQGop7HippiSuv8MVpUq7jurR6UPkQ== X-Received: by 2002:a17:903:1b4d:b0:235:1706:1fe7 with SMTP id d9443c01a7336-23f9812b6c9mr96866835ad.4.1753349373301; Thu, 24 Jul 2025 02:29:33 -0700 (PDT) Received: from hu-tdas-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-23fa475f8a0sm11276505ad.24.2025.07.24.02.29.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 24 Jul 2025 02:29:33 -0700 (PDT) From: Taniya Das Date: Thu, 24 Jul 2025 14:59:12 +0530 Subject: [PATCH v2 4/7] clk: qcom: rpmh: Add support for Glymur rpmh clocks Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250724-glymur_clock_controllers-v2-4-ab95c07002b4@oss.qualcomm.com> References: <20250724-glymur_clock_controllers-v2-0-ab95c07002b4@oss.qualcomm.com> In-Reply-To: <20250724-glymur_clock_controllers-v2-0-ab95c07002b4@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Taniya Das Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Taniya Das X-Mailer: b4 0.15-dev-aa3f6 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNzI0MDA3MCBTYWx0ZWRfX6qL8QaAljCBu T0RQ91+eudbH0efh3a7S4STVOM5MGna7Ec5ZYHW7+g8H3vR7Ird0BSdofBOdFneQ+HNMYpyYG54 X3OiVFma2qJ2evsd/V170CqXACUe8GPUt8K0PiniBWlJNQz8Iw5CX4iYLUZrGVv46vS8Fpjq65w UEnoqh6a+/NtY4KXnjV1g2qB7YfkyY756zrGjq2avPV1Ue1N8eihppHB1vEMw/0aau6cHoL+Zj4 5jxAdBy5DqpBAMScLM7EdW0699r2V5HYJDd2f+469XZzohQENLjuc4B+rNZFqEDNIMT9eHZAUkG cRBzDRKPQ5DtLEvBUlHLElBQanjqkOoUBiaTaSZxitVTMWANP/5tuPF3VJ494/HqXP05CsabijE 3jxVqHR4fDZ1yCIn1mTIqvZxs3skJKznColup5Ds2jsO4smW3Zk5kSWTUE8lWV2aohf1aeO6 X-Proofpoint-ORIG-GUID: -JpZGs1jRDi4E-HjsQswqBYFQaXOkSCU X-Proofpoint-GUID: -JpZGs1jRDi4E-HjsQswqBYFQaXOkSCU X-Authority-Analysis: v=2.4 cv=IrMecK/g c=1 sm=1 tr=0 ts=6881fcfe cx=c_pps a=rz3CxIlbcmazkYymdCej/Q==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=Wb1JkmetP80A:10 a=EUspDBNiAAAA:8 a=RRvC4NyyfoRIYhV0TvUA:9 a=QEXdDO2ut3YA:10 a=bFCP_H2QrGi7Okbo017w:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-07-24_01,2025-07-23_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 lowpriorityscore=0 malwarescore=0 adultscore=0 clxscore=1015 priorityscore=1501 spamscore=0 mlxscore=0 mlxlogscore=999 phishscore=0 impostorscore=0 bulkscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2505280000 definitions=main-2507240070 Add RPMH clock support for the Glymur SoC to enable proper clock management. Signed-off-by: Taniya Das --- drivers/clk/qcom/clk-rpmh.c | 22 ++++++++++++++++++++++ 1 file changed, 22 insertions(+) diff --git a/drivers/clk/qcom/clk-rpmh.c b/drivers/clk/qcom/clk-rpmh.c index 1496fb3de4be8db0cae13e6358745660f286267a..d31b1ea963e3a54ecfa25e6c5cb= 0806e562525e4 100644 --- a/drivers/clk/qcom/clk-rpmh.c +++ b/drivers/clk/qcom/clk-rpmh.c @@ -390,6 +390,11 @@ DEFINE_CLK_RPMH_VRM(clk7, _a4, "clka7", 4); =20 DEFINE_CLK_RPMH_VRM(div_clk1, _div2, "divclka1", 2); =20 +DEFINE_CLK_RPMH_VRM(clk3, _a, "C3A_E0", 1); +DEFINE_CLK_RPMH_VRM(clk4, _a, "C4A_E0", 1); +DEFINE_CLK_RPMH_VRM(clk5, _a, "C5A_E0", 1); +DEFINE_CLK_RPMH_VRM(clk8, _a, "C8A_E0", 1); + DEFINE_CLK_RPMH_BCM(ce, "CE0"); DEFINE_CLK_RPMH_BCM(hwkm, "HK0"); DEFINE_CLK_RPMH_BCM(ipa, "IP0"); @@ -879,6 +884,22 @@ static const struct clk_rpmh_desc clk_rpmh_sm8750 =3D { .clka_optional =3D true, }; =20 +static struct clk_hw *glymur_rpmh_clocks[] =3D { + [RPMH_CXO_CLK] =3D &clk_rpmh_bi_tcxo_div2.hw, + [RPMH_CXO_CLK_A] =3D &clk_rpmh_bi_tcxo_div2_ao.hw, + [RPMH_RF_CLK3] =3D &clk_rpmh_clk3_a.hw, + [RPMH_RF_CLK3_A] =3D &clk_rpmh_clk3_a_ao.hw, + [RPMH_RF_CLK4] =3D &clk_rpmh_clk4_a.hw, + [RPMH_RF_CLK4_A] =3D &clk_rpmh_clk4_a_ao.hw, + [RPMH_RF_CLK5] =3D &clk_rpmh_clk5_a.hw, + [RPMH_RF_CLK5_A] =3D &clk_rpmh_clk5_a_ao.hw, +}; + +static const struct clk_rpmh_desc clk_rpmh_glymur =3D { + .clks =3D glymur_rpmh_clocks, + .num_clks =3D ARRAY_SIZE(glymur_rpmh_clocks), +}; + static struct clk_hw *of_clk_rpmh_hw_get(struct of_phandle_args *clkspec, void *data) { @@ -968,6 +989,7 @@ static int clk_rpmh_probe(struct platform_device *pdev) } =20 static const struct of_device_id clk_rpmh_match_table[] =3D { + { .compatible =3D "qcom,glymur-rpmh-clk", .data =3D &clk_rpmh_glymur}, { .compatible =3D "qcom,milos-rpmh-clk", .data =3D &clk_rpmh_milos}, { .compatible =3D "qcom,qcs615-rpmh-clk", .data =3D &clk_rpmh_qcs615}, { .compatible =3D "qcom,qdu1000-rpmh-clk", .data =3D &clk_rpmh_qdu1000}, --=20 2.34.1