From nobody Mon Oct 6 08:10:08 2025 Received: from TYDPR03CU002.outbound.protection.outlook.com (mail-japaneastazon11023141.outbound.protection.outlook.com [52.101.127.141]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7C7151AF0BB; Thu, 24 Jul 2025 02:35:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.127.141 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753324514; cv=fail; b=ty4SNuFrqi5RWfSB7t1nkQ6+DlAd3alxGKhox3WwgjmKFS7H8IUnA8R7BtThVY1u6LF874psangL3jC7xOin+zHjlkGQgmAJxyhljvRJknBYLiGou0cGxk22HPMoI9mRLinW0/49ALT9HW5l42ahSuLH6hcfUlzlF6YZ4dTdkEY= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753324514; c=relaxed/simple; bh=iH3hXIP8bJiq4VPdh2f/YMDyELgkuFzMwNjbcTExxqk=; h=From:Date:Subject:Content-Type:Message-Id:References:In-Reply-To: To:Cc:MIME-Version; b=WB3/uCldea6+9bF++Z3fRB5aZjs4HIuzUx7ZByAd43K/gas6XPaX4z/zIe5GJUXDT6sTP36R+992Gpeaof/Yb72BX0tzizLuoI4i+SmV5AoZBAk2A0HzjU3/QkiJ6XWrx9JKMODF/nNqJ/3/P2MBbb9rqjXlly5lQPN/tXoz6+A= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=technexion.com; spf=pass smtp.mailfrom=technexion.com; dkim=pass (1024-bit key) header.d=technexion.onmicrosoft.com header.i=@technexion.onmicrosoft.com header.b=rKN7xMW2; arc=fail smtp.client-ip=52.101.127.141 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=technexion.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=technexion.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=technexion.onmicrosoft.com header.i=@technexion.onmicrosoft.com header.b="rKN7xMW2" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=bXUUDjtLBasxOWKkhupbpQuhaI1s10IQKLcTqReJL4CKr+2ojhY3QqwYctd94Xtm1vXGxRpXPW0ArhpYLyIrZf+GGyD+dU62aR8AJzXteJAh+oJFoq69xz/6/EvhVmwS8S1FNzbBLp43aHjYrARagUk2yRRn3nYaV7uHjVmMk4pUKVJWbcz0d3LLGHzzdrWTbneougMAmpmTSdz2Xrrcz04iQgsF5l+uGAEVbX5IF7FdzKHv+PFvOTOxHYUHkEkgCdE82ZDar/uarG65A+5p3XQTzpQVJp306XdpHB8+ZRbtbp3E0uTESJ79QC7w3Ldr1BgLv7ou9hHj5E78ncNlyQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=cBnSJPwoIuAlFlQi9mkb9QvMXwAAcnlHsqAFvlAbuuY=; b=hTJgZT9jqfoLY0wOyvqqgWl9szx1z+s4Lb8ezx4XDFzS0ew0q286HugYI1G97TZmV04aa+dMU1GemLAndDB0p4XuWPpd/UbrvK89j9Rt/wkFdJ8W2TUbaQlRrhJDzKzIUFo6BlFMEtAc/+Y11loR5ha19ub3n1KJ9qKVgmGB0qCaKjz4VDfz+OwMOta+fNGa780a5U1eTglg6HF/6qNxr5x/0UI5wTmEUPDIJRVWlF6HRviK+izWM+jGWAt3t8ql8A3i5ac8iF8TlPYh7tGLi8GxcMAtr0oXcxwk8OFRAEmTcRAT4GseFVoFD6hTOZe25B9yw8vybqFINXMuMAtJ8w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=technexion.com; dmarc=pass action=none header.from=technexion.com; dkim=pass header.d=technexion.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=technexion.onmicrosoft.com; s=selector2-technexion-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=cBnSJPwoIuAlFlQi9mkb9QvMXwAAcnlHsqAFvlAbuuY=; b=rKN7xMW2ebwO9ghgspriYUXx3ShUl2aqtD9IyQAwgFol2ndPDtl5CbHnjXRYOjGjjs++HcDZTJoHEaQykKaMteGjfgZ0JR2TMhbcjSdS7XGjmvNs+d2urpVLPvHyH7MerU8PZJZOdFT0hXJWZTtq+rz2oCK2G5tc05jFrBa8NQU= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=technexion.com; Received: from KL1PR03MB7454.apcprd03.prod.outlook.com (2603:1096:820:ed::7) by SEZPR03MB7565.apcprd03.prod.outlook.com (2603:1096:101:128::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8964.21; Thu, 24 Jul 2025 02:35:05 +0000 Received: from KL1PR03MB7454.apcprd03.prod.outlook.com ([fe80::5ac3:4497:4694:db94]) by KL1PR03MB7454.apcprd03.prod.outlook.com ([fe80::5ac3:4497:4694:db94%6]) with mapi id 15.20.8943.029; Thu, 24 Jul 2025 02:35:04 +0000 From: Richard Hu Date: Thu, 24 Jul 2025 10:34:06 +0800 Subject: [PATCH v4 2/2] arm64: dts: imx8mp: Add TechNexion EDM-G-IMX8M-PLUS SOM on WB-EDM-G carrier board Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250724-add-technexion-edm-g-imx8m-plus-som-v4-2-d1c88155d6f4@technexion.com> References: <20250724-add-technexion-edm-g-imx8m-plus-som-v4-0-d1c88155d6f4@technexion.com> In-Reply-To: <20250724-add-technexion-edm-g-imx8m-plus-som-v4-0-d1c88155d6f4@technexion.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, Richard Hu , Ray Chang X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1753324497; l=30321; i=richard.hu@technexion.com; s=20250604; h=from:subject:message-id; bh=iH3hXIP8bJiq4VPdh2f/YMDyELgkuFzMwNjbcTExxqk=; b=b7gJ5ma6+7CqtS6x80IZrGXSpO5a7gOezEnx29alVhIZFgMCW7xHdxa8wqM8F9W6pcklGdhnI thpgkXvJ4EtDhEJLoVRsCdqN9Gh4AZggAyVV6yQZdJXg3hMa4VwB+DK X-Developer-Key: i=richard.hu@technexion.com; a=ed25519; pk=MKoW0/U0r4MjJdRNaq37Tb25KE1fzJUdMN0pa8XBJSA= X-ClientProxiedBy: TPYP295CA0051.TWNP295.PROD.OUTLOOK.COM (2603:1096:7d0:8::11) To KL1PR03MB7454.apcprd03.prod.outlook.com (2603:1096:820:ed::7) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: KL1PR03MB7454:EE_|SEZPR03MB7565:EE_ X-MS-Office365-Filtering-Correlation-Id: 767b5b45-f733-485f-fbc7-08ddca5ab20d X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|1800799024|376014|52116014|7416014|38350700014; X-Microsoft-Antispam-Message-Info: =?utf-8?B?bmdzSzBqeDhoZnJxSjRpeWtKTDEyQkdFRm1GMUN6SW9CUUo3U2dFdGJ4YnJh?= =?utf-8?B?UFNtcDFXTU5neGVQYzRySktoYUVCUWRsUEpKMXhPUThVZTlISzRhdkd5c0tJ?= =?utf-8?B?QVAwQ0RxVy9ld0pRRHV2OFZvRHFxZ0IvMlRmR29PRXROMG0xQ2k0ZFF4bjJj?= =?utf-8?B?VXowN0pFL01SL3pCYTJ1OXUwSmZiK2dsbDk5ME85ckY3QnQ2MUR6Vi9OQnVS?= =?utf-8?B?TldZTkQrK2pISFM5aVJpWlE2RnNCZHRGVVNQTnVGNllNMzlrMzVpK0VCV1E5?= =?utf-8?B?dXpxYVY3amJxZEk5cWEzaC9RVlNUY21POUdPTVNHSU9GYnVieiszT3Q3UlJq?= =?utf-8?B?aEJ5ME01VmNmc1BnU1dIazN3eHJYdjRwYlBKdkVIRVIzYUMxM3RMU1dNTmkx?= =?utf-8?B?VGF3clFUbGJ6SDNQUURVMFJWTXJwZEZOWElwZGdOSk1sanNzSGtTQVc3UG5M?= =?utf-8?B?bUZvNXlJOWJyWGR3Z1BXaktuMjZUZ3NDeStsaGdWSUZBaVNMMmJSTUpaRmNh?= =?utf-8?B?NTNQTkhuMTlkQ0RTQ1ZIVHBFSFhIU2xGR1lJTFFqa1JBWFlQZlFEbEtuQXBj?= =?utf-8?B?ZWNHaUNIdlJHUnRxL0lVQ0VNZDArRlErdjEzSjFsUzh3VmxkZWdRSmhmdVFL?= =?utf-8?B?T1d6RTBSdmlDbnpHc1l1UU85akRpT0ZFaGdJNCtacFBaVTllQ3ZnSHBzU2JE?= =?utf-8?B?RHRiUXNwRDNvYUpPb3RQbDVERVpycU9heWhWem9QY1VlMHpveGI4aFRhMFRD?= =?utf-8?B?dG55QmNBS0tTaHUvSUd0NDBnUG94WHZBVnhNNlg2OElqelphaklvS0pSbk5r?= =?utf-8?B?dUJPK1Q3RFY1WE45YnIxS2VwNWhyL3hFb09pYjZlL2Fra1ZWV3A5bWRUZVQr?= =?utf-8?B?U0hybDlVOU5ZR0xyUHlwTWJDUCtTWWwyd201U0JoTXBEWjI0cVpuSEtUc055?= =?utf-8?B?ditiN1FSQUxGcWNIbXRXdHdYcjFIZFpBZTlBOGxtN1dFQVJob3NiOXgxK0Jh?= =?utf-8?B?RzFxTTBGS2ZSZFE2d2pLNVRBaUVhSktIYlFWenNOU1ZrSUc0dmVRaVdIUTcx?= =?utf-8?B?YWoyVXhiZWxOSDlWT29TZ1VkeVBQb0cxeVNjcmN4V0tpYU0yMElEQkxMM3U0?= =?utf-8?B?QjBseGlEN1p4MDRFMDZJREt3T0MvZ0orRTc3NVpOZm1tZU83Q29tbkRqTkhH?= =?utf-8?B?MiszVWFSaWYrckNHK3M4YXdFajVQWmxoU3VlejkveUZyNk56UmxwS3JyeTIz?= =?utf-8?B?cTBIb25KK0dZNWEzYWRpeDBwcEtFaGtCNUVXb29TTmxWcDV2TTQ5bkFsRzVJ?= =?utf-8?B?V1lYUzBZemZuNm5QeXRLNUUzakxsalQrT1R5TmNKVVBYcTlHL2pCTlArb1dC?= =?utf-8?B?ZGc5WXJReXNSV3RFRHVHa2J3VEhoT0MzeEduaE9CZjhFdmRBUDc1d3gzV1NP?= =?utf-8?B?MFJydkE3LzcwaFNiRDBjT0szVWRZd0ZrcVkxRHRJaTBZRlloUCtnQWoweVBV?= =?utf-8?B?NkdCcGZhazM0R3pDMGV6OC8vSzQ4OTdjQkJScXNFcWdRcjdyWnFpbU05cDhk?= =?utf-8?B?SDhlOGhHVXdZczBFeU1PL2RoVkkyS29TVituRlBGYUZkZFRNYWM2TGFKZWRz?= =?utf-8?B?cFhrTnRYNFF0TlhBc21XM2JzYlBTV2U2SGVsQ3liSHFGMlhMbUlNZC9kYXBW?= =?utf-8?B?blhsZzNwOVRPSUt0S0M3MHFpVlF3NGQxL0dyZFdBTXNtRkFDWXZHeWhtK21C?= =?utf-8?B?YVRBUzYvMGh4UGdybUJqRTVKb1gwZjJjVExKdVFVMHRIc1pRQmc4UGlkclov?= =?utf-8?B?ek8rQi9QMlNjSXBnOHUzMTh3bVBOYWFJaGxUc1RhUzdteWhHOHBNT1k2Wkl1?= =?utf-8?B?c0NBVFFpWUxCK1BLYjA5dWswRUtldVRzWGRQL3d2TkZXNm5NalFSVytUYzda?= =?utf-8?B?cGRaN1hhQldYQ0tlZi95ZGQwQVBoVTd4OVJuc3JoVjQvNkQrKzlkaFRkZDVr?= =?utf-8?B?ZituYTZzMWJnPT0=?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:KL1PR03MB7454.apcprd03.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(1800799024)(376014)(52116014)(7416014)(38350700014);DIR:OUT;SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?Sk1tK09VczVORDZVVXAvUWZNaXFRQk4zeVdWL3Q5NFdxdGhLWXAzbGVyb1pL?= =?utf-8?B?ZlJ6ZnpHVWkreGs2MnNHNU0wa3ZObytpbDVkQ3hWUmtRYkZleHlKQjBXMTBY?= =?utf-8?B?eGhyY2pQeEFrQzVWTlhCdytUWXlqdFplMlRYdnZaTk80d3M4d0NWUDg5SWQ2?= =?utf-8?B?QUpwbkkwUEF3VlpFZ2xKSGZLSkV3NEltYnYwdXdjNEk2Um1Hb050UFZyVExU?= =?utf-8?B?Q0JTZjVueE5wUlFJYWRVem93NDlqeTFmR1AwNUJaNTZwN08rUVBFeXd1ZTkv?= =?utf-8?B?Ympxc3dUUGVwWk5NUVI3R0ZGUXVKSGY3bm5OMnZhYk03bkRPVjRrUmZLY0dB?= =?utf-8?B?Q1dDeEVleTN0SkJ2eG9FTzZ5K3QweDBLeTVGY1VhMHlwcElWaDUzZFMwcVNl?= =?utf-8?B?US84OEU4Z2hmMVArWkNnbjZsbUJiZFFDZnUwUno5KzUwbldTaFNMOTlIMmlm?= =?utf-8?B?MGxVTEZBeTQwaUNxbzR1VDluM3o3RjAySVRjSldjbUk1R29XR0dJTXpicGNz?= =?utf-8?B?Zk5KZ05HRHFYRW9oOHZzMWZnMnJTL3oxS2hCbFlrY0IrZExheHJKeUVCRUFI?= =?utf-8?B?K3pxWG9NNlZ1STM2WWhWR1AwaVBtK3lBYmVjMTltQjQzVDEvS204QlNvbUZ1?= =?utf-8?B?WUFwd2RZbmtkSzRqWVg5YnJ0bGFlK2NaZUx6NTk2NEpVNGJqblcySkZTR1ZO?= =?utf-8?B?aFhwQ1padTc2TFVKVW8yOUZubGtBSjRsRlc2TzdUWWtNTGlVbnZKRUNNekJR?= =?utf-8?B?cjRBRzdYWVQ2ODVZOEJBNFJ3endqWUhxU1QrancwcDk3bXpNSlJUemVzTnZC?= =?utf-8?B?Ri9VbmJwajA0VjliRFUwYk5ld3lkRE9tS2NiS0dBeWlRTGZ5VC9HclpOMzZ6?= =?utf-8?B?Ri9aMlJuTkVQUU0vVkcwUGgzc29wcEVZRytRQUlyY0tITWtiaytVQklSaTBh?= =?utf-8?B?THNmeGtIaWdGZ091aDYvempNRDNaM3p6aEUrZTBuT1hBeXZnYm93TlorQzFK?= =?utf-8?B?ajNZRGRxeEFNb3I4OVFWYXlYYlZ1a3hIamNzMEhSMSt1M05ESGJIVjZHOFF4?= =?utf-8?B?MG5IY3RQY0JDbTR6VnA5a1puS2FWWjF2YTQ5TmVGa1U5MG1ydUxxdXpjQTFh?= =?utf-8?B?ajBFYWVDcGVINFdMdDBvZ3lvd3RjRUQ4eXRVZVZudHdVZm1GVFhYS1NYcENC?= =?utf-8?B?eHpFT2NKMmR5VDZoZUg5dU1sNkV5WnZQeFpoTmZ3Y3liak9tbXN2QVIwTTVG?= =?utf-8?B?c2NXNmZMWEQyYWlUTUx0b3R4ZSt3dlBxaHU0eXk3TXBtNG1pVzJ4SWlOSlN3?= =?utf-8?B?anhtbEpKTmo0YnBBV0cwQlpJeFY3a2k2ZE1ma3R3eXh5c3hOYXRaUms3L3o0?= =?utf-8?B?Ri95RDc0WlE1Z0pXb1FET0g1anpuOWhLY1hTaUhpQmFNM2RGZW9DWWNEWmc0?= =?utf-8?B?NDNVWVNXdXkvN2NxQ0daTmlOUyt0UGw2Y1VmRDAxa3JJTEZLeFk0TmE0RURM?= =?utf-8?B?K25aQ1JTNWxONGNBRXJxVlg1KzRCMzR6QllCTGwzWnQ4N25oMnRyUGFqWUhi?= =?utf-8?B?UEsrcko5VEJhL0FROWRvWVp5U0d0a05WTjYycXhUN1FYM0xYbjNxei9HeGJO?= =?utf-8?B?SllVcnBNWGRWRDZaV3hJc1RBSndaYXRwTVN0TXcxdFYwYlVRVGVZd0FVcnNM?= =?utf-8?B?N1cwbFhMTGxNSUQzWDlqZElQYVFuam5wendxbEp2N21kdGpGRGxSNW1BU2xy?= =?utf-8?B?SWdoYTIxMi8xQ1lRaGpzdXcrK1lZMnE2ano2SFZQamU0UzRrUzRVR1ZNb1po?= =?utf-8?B?b3ljdk9VNG83Q3o3Rml2RmR0bGJQQzFvU1VKVXpBL2pYSDEzdDhvLzllYU9i?= =?utf-8?B?bVQ0dGpEV09pVWxoejZJUlhpUXV4dXRRVG1JRjY3QUE0aEQ0UGJKaHQwL0g1?= =?utf-8?B?VHErdE5Bd004a2Z1UzNaQzI1K3NLOEJMZjFnN3JZbXpRYndaQ0RYc1hMai9S?= =?utf-8?B?ZWhkbW55RFJHYTdDSERrejE5dHRsaGJuZ2o0V29kY25NSUppVnpLNGtZNGMy?= =?utf-8?B?OWx2UWU2akdDSzllWk55K0lBclJjaHB5SENOWEhNdHQyL0dvUEVKSkdsRk1T?= =?utf-8?B?QjdxazFENmcrdzFRbzd5bDl1Vm42REl5YXBPVUlJYWRjS09XS3NYbjVNWVk4?= =?utf-8?B?NlE9PQ==?= X-OriginatorOrg: technexion.com X-MS-Exchange-CrossTenant-Network-Message-Id: 767b5b45-f733-485f-fbc7-08ddca5ab20d X-MS-Exchange-CrossTenant-AuthSource: KL1PR03MB7454.apcprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 24 Jul 2025 02:35:04.2460 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 5ee19679-b9a6-4497-8ed2-1eda849e753b X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: kKaPWRBzB5XqMTHbtWPXwg0aHOOQtk9DUgLWMUM5b3FUQaKra596blEowRlz6jqr2Mvg/IvErz7sCv8NZXqrN3YbpOVSkxk1w6BDFrYAJS0= X-MS-Exchange-Transport-CrossTenantHeadersStamped: SEZPR03MB7565 Add support for TechNexion EDM-G-IMX8M-PLUS SOM and WB-EDM-G carrier board. Key interfaces include: - Gigabit Ethernet - USB 3.0 - I2S, UART, SPI, I2C, PWM, GPIO Signed-off-by: Richard Hu Signed-off-by: Ray Chang --- arch/arm64/boot/dts/freescale/Makefile | 1 + arch/arm64/boot/dts/freescale/imx8mp-edm-g-wb.dts | 372 ++++++++++ arch/arm64/boot/dts/freescale/imx8mp-edm-g.dtsi | 806 ++++++++++++++++++= ++++ 3 files changed, 1179 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/f= reescale/Makefile index 0b473a23d120..b56c866d4a9d 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -201,6 +201,7 @@ dtb-$(CONFIG_ARCH_MXC) +=3D imx8mp-dhcom-drc02.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx8mp-dhcom-pdk2.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx8mp-dhcom-pdk3.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx8mp-dhcom-picoitx.dtb +dtb-$(CONFIG_ARCH_MXC) +=3D imx8mp-edm-g-wb.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx8mp-evk.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx8mp-icore-mx8mp-edimm2.2.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx8mp-iota2-lumpy.dtb diff --git a/arch/arm64/boot/dts/freescale/imx8mp-edm-g-wb.dts b/arch/arm64= /boot/dts/freescale/imx8mp-edm-g-wb.dts new file mode 100644 index 000000000000..5441328afb20 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mp-edm-g-wb.dts @@ -0,0 +1,372 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2024 TechNexion Ltd. + * + * Author: Ray Chang + */ + +/dts-v1/; + +#include "imx8mp-edm-g.dtsi" + +/ { + compatible =3D "technexion,edm-g-imx8mp-wb", "technexion,edm-g-imx8mp", "= fsl,imx8mp"; + model =3D "TechNexion EDM-G-IMX8MP SOM on WB-EDM-G"; + + connector { + compatible =3D "usb-c-connector"; + data-role =3D "dual"; + label =3D "USB-C"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + hs_ep: endpoint { + remote-endpoint =3D <&usb3_hs_ep>; + }; + }; + + port@1 { + reg =3D <1>; + + ss_ep: endpoint { + remote-endpoint =3D <&hd3ss3220_in_ep>; + }; + }; + }; + }; + + leds { + compatible =3D "gpio-leds"; + + led { + default-state =3D "on"; + gpios =3D <&expander2 1 GPIO_ACTIVE_HIGH>; + label =3D "gpio-led"; + }; + }; + + native-hdmi-connector { + compatible =3D "hdmi-connector"; + label =3D "HDMI OUT"; + type =3D "a"; + + port { + hdmi_in: endpoint { + remote-endpoint =3D <&hdmi_tx_out>; + }; + }; + }; + + pcie0_refclk: clock-pcie-ref { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <100000000>; + }; + + reg_pcie0: regulator-pcie { + compatible =3D "regulator-fixed"; + regulator-max-microvolt =3D <3300000>; + regulator-min-microvolt =3D <3300000>; + regulator-name =3D "PCIE_CLKREQ_N"; + gpio =3D <&gpio1 13 GPIO_ACTIVE_LOW>; + }; + + reg_pwr_3v3: regulator-pwr-3v3 { + compatible =3D "regulator-fixed"; + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt =3D <3300000>; + regulator-min-microvolt =3D <3300000>; + regulator-name =3D "pwr-3v3"; + }; + + reg_pwr_5v: regulator-pwr-5v { + compatible =3D "regulator-fixed"; + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt =3D <5000000>; + regulator-min-microvolt =3D <5000000>; + regulator-name =3D "pwr-5v"; + }; + + sound-hdmi { + compatible =3D "fsl,imx-audio-hdmi"; + audio-cpu =3D <&aud2htx>; + hdmi-out; + model =3D "audio-hdmi"; + }; + + sound-wm8960 { + compatible =3D "simple-audio-card"; + simple-audio-card,bitclock-master =3D <&cpudai>; + simple-audio-card,format =3D "i2s"; + simple-audio-card,frame-master =3D <&cpudai>; + simple-audio-card,name =3D "wm8960-audio"; + simple-audio-card,routing =3D "Headphone Jack", "HP_L", + "Headphone Jack", "HP_R", + "External Speaker", "SPK_LP", + "External Speaker", "SPK_LN", + "External Speaker", "SPK_RP", + "External Speaker", "SPK_RN", + "LINPUT1", "Mic Jack", + "RINPUT1", "Mic Jack", + "Mic Jack", "MICB"; + simple-audio-card,widgets =3D "Headphone", "Headphone Jack", + "Speaker", "External Speaker", + "Microphone", "Mic Jack"; + + simple-audio-card,codec { + sound-dai =3D <&wm8960>; + }; + + cpudai: simple-audio-card,cpu { + sound-dai =3D <&sai3>; + }; + }; +}; + +&aud2htx { + status =3D "okay"; +}; + +&flexcan1 { + status =3D "okay"; +}; + +&gpio1 { + gpio-line-names =3D + "", "", "", "", "", "", "DSI_RST", "", + "", "", "", "", "", "", "", "", + "", "", "", "", "", "", "", "", + "", "", "", "", "", "", "", ""; + pinctrl-0 =3D <&pinctrl_gpio1>; +}; + +&gpio4 { + gpio-line-names =3D + "", "", "", "", "", "", "GPIO_P249", "GPIO_P251", + "", "GPIO_P255", "", "", "", "", "", "", + "DSI_BL_EN", "DSI_VDDEN", "", "", "", "", "", "", + "", "", "", "", "", "", "", ""; + pinctrl-0 =3D <&pinctrl_gpio4>; +}; + +&hdmi_pvi { + status =3D "okay"; +}; + +&hdmi_tx { + pinctrl-0 =3D <&pinctrl_hdmi>; + pinctrl-names =3D "default"; + status =3D "okay"; + + ports { + port@1 { + hdmi_tx_out: endpoint { + remote-endpoint =3D <&hdmi_in>; + }; + }; + }; +}; + +&hdmi_tx_phy { + status =3D "okay"; +}; + +&i2c2 { + status =3D "okay"; + + wm8960: audio-codec@1a { + compatible =3D "wlf,wm8960"; + reg =3D <0x1a>; + clocks =3D <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_SAI3_MCLK1>; + clock-names =3D "mclk"; + #sound-dai-cells =3D <0>; + AVDD-supply =3D <®_pwr_3v3>; + DBVDD-supply =3D <®_pwr_3v3>; + DCVDD-supply =3D <®_pwr_3v3>; + SPKVDD1-supply =3D <®_pwr_5v>; + SPKVDD2-supply =3D <®_pwr_5v>; + wlf,hp-cfg =3D <2 2 3>; + wlf,shared-lrclk; + }; + + expander1: gpio@21 { + compatible =3D "nxp,pca9555"; + reg =3D <0x21>; + #gpio-cells =3D <2>; + gpio-controller; + gpio-line-names =3D "EXPOSURE_TRIG_IN1", "FLASH_OUT1", + "INFO_TRIG_IN1", "CAM_SHUTTER1", "XVS1", + "PWR1_TIME0", "PWR1_TIME1", "PWR1_TIME2", + "EXPOSURE_TRIG_IN2", "FLASH_OUT2", + "INFO_TRIG_IN2", "CAM_SHUTTER2", "XVS2", + "PWR2_TIME0", "PWR2_TIME1", "PWR2_TIME2"; + }; + + expander2: gpio@23 { + compatible =3D "nxp,pca9555"; + reg =3D <0x23>; + #interrupt-cells =3D <2>; + interrupt-controller; + interrupt-parent =3D <&gpio4>; + interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + #gpio-cells =3D <2>; + gpio-controller; + gpio-line-names =3D "M2_DISABLE_N", "LED_EN", "", "", + "", "", "", "USB_OTG_OC", + "EXT_GPIO8", "EXT_GPIO9", "", "", + "", "CSI1_PDB", "CSI2_PDB", "PD_FAULT"; + pinctrl-0 =3D <&pinctrl_expander2_irq>; + pinctrl-names =3D "default"; + }; + + usb_typec: usb-typec@67 { + compatible =3D "ti,hd3ss3220"; + reg =3D <0x67>; + interrupt-parent =3D <&gpio4>; + interrupts =3D <8 IRQ_TYPE_LEVEL_LOW>; + pinctrl-0 =3D <&pinctrl_hd3ss3220_irq>; + pinctrl-names =3D "default"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + hd3ss3220_in_ep: endpoint { + remote-endpoint =3D <&ss_ep>; + }; + }; + + port@1 { + reg =3D <1>; + + hd3ss3220_out_ep: endpoint { + remote-endpoint =3D <&usb3_role_switch>; + }; + }; + }; + }; +}; + +&i2c_0 { + eeprom2: eeprom@51 { + compatible =3D "atmel,24c02"; + reg =3D <0x51>; + pagesize =3D <16>; + }; +}; + +&lcdif3 { + status =3D "okay"; +}; + +&pcie { + vpcie-supply =3D <®_pcie0>; + status =3D "okay"; +}; + +&pcie_phy { + clocks =3D <&pcie0_refclk>; + clock-names =3D "ref"; + fsl,clkreq-unsupported; + fsl,refclk-pad-mode =3D ; + status =3D "okay"; +}; + +&usb3_0 { + status =3D "okay"; +}; + +&usb3_1 { + status =3D "okay"; +}; + +&usb3_phy0 { + status =3D "okay"; +}; + +&usb3_phy1 { + status =3D "okay"; +}; + +&usb_dwc3_0 { + /* dual role is implemented but not a full featured OTG */ + adp-disable; + dr_mode =3D "otg"; + hnp-disable; + role-switch-default-mode =3D "peripheral"; + srp-disable; + usb-role-switch; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + usb3_hs_ep: endpoint { + remote-endpoint =3D <&hs_ep>; + }; + }; + + port@1 { + reg =3D <1>; + + usb3_role_switch: endpoint { + remote-endpoint =3D <&hd3ss3220_out_ep>; + }; + }; + }; +}; + +&usb_dwc3_1 { + dr_mode =3D "host"; +}; + +&iomuxc { + pinctrl_expander2_irq: expander2-irqgrp { + fsl,pins =3D < + MX8MP_IOMUXC_SAI1_TXC__GPIO4_IO11 0x140 /* GPIO_P247 */ + >; + }; + + pinctrl_gpio1: gpio1grp { + fsl,pins =3D < + MX8MP_IOMUXC_GPIO1_IO06__GPIO1_IO06 0x16 /* DSI_RST */ + >; + }; + + pinctrl_gpio4: gpio4grp { + fsl,pins =3D < + MX8MP_IOMUXC_SAI1_RXD4__GPIO4_IO06 0x16 /* GPIO_P249 */ + MX8MP_IOMUXC_SAI1_RXD5__GPIO4_IO07 0x16 /* GPIO_P251 */ + MX8MP_IOMUXC_SAI1_RXD7__GPIO4_IO09 0x16 /* GPIO_P255 */ + MX8MP_IOMUXC_SAI1_TXD4__GPIO4_IO16 0x16 /* DSI_BL_EN */ + MX8MP_IOMUXC_SAI1_TXD5__GPIO4_IO17 0x16 /* DSI_VDDEN */ + >; + }; + + pinctrl_hd3ss3220_irq: hd3ss3220-irqgrp { + fsl,pins =3D < + MX8MP_IOMUXC_SAI1_RXD6__GPIO4_IO08 0x41 /* GPIO_P253 */ + >; + }; + + pinctrl_hdmi: hdmigrp { + fsl,pins =3D < + MX8MP_IOMUXC_HDMI_DDC_SCL__HDMIMIX_HDMI_SCL 0x1c2 + MX8MP_IOMUXC_HDMI_DDC_SDA__HDMIMIX_HDMI_SDA 0x1c2 + MX8MP_IOMUXC_HDMI_CEC__HDMIMIX_HDMI_CEC 0x10 + >; + }; +}; diff --git a/arch/arm64/boot/dts/freescale/imx8mp-edm-g.dtsi b/arch/arm64/b= oot/dts/freescale/imx8mp-edm-g.dtsi new file mode 100644 index 000000000000..cc0b37158b0a --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mp-edm-g.dtsi @@ -0,0 +1,806 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2024 TechNexion Ltd. + * + * Author: Ray Chang + */ + +#include +#include +#include "imx8mp.dtsi" + +/ { + chosen { + stdout-path =3D &uart2; + }; + + i2c_0: i2c { + compatible =3D "i2c-gpio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + clock-frequency =3D <100000>; + pinctrl-0 =3D <&pinctrl_i2c_brd_conf>; + pinctrl-names =3D "default"; + scl-gpios =3D <&gpio4 28 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + sda-gpios =3D <&gpio4 29 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + + eeprom: eeprom@53 { + compatible =3D "atmel,24c02"; + reg =3D <0x53>; + pagesize =3D <16>; + }; + }; + + reg_usdhc2_vmmc: regulator-usdhc2 { + compatible =3D "regulator-fixed"; + off-on-delay-us =3D <12000>; + regulator-max-microvolt =3D <3300000>; + regulator-min-microvolt =3D <3300000>; + regulator-name =3D "VSD_3V3"; + startup-delay-us =3D <100>; + gpio =3D <&gpio2 19 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; + + rfkill { + compatible =3D "rfkill-gpio"; + name =3D "rfkill"; + pinctrl-0 =3D <&pinctrl_bt_ctrl>; + pinctrl-names =3D "default"; + radio-type =3D "bluetooth"; + shutdown-gpios =3D <&gpio1 5 GPIO_ACTIVE_HIGH>; + }; + + wl_reg_on: regulator-wl-reg-on { + compatible =3D "regulator-fixed"; + off-on-delay-us =3D <20000>; + pinctrl-0 =3D <&pinctrl_wifi_ctrl>; + pinctrl-names =3D "default"; + regulator-max-microvolt =3D <3300000>; + regulator-min-microvolt =3D <3300000>; + regulator-name =3D "WL_REG_ON"; + startup-delay-us =3D <100>; + gpio =3D <&gpio1 0 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; + + memory@40000000 { + reg =3D <0x0 0x40000000 0 0xc0000000>, + <0x1 0x00000000 0 0xc0000000>; + device_type =3D "memory"; + }; +}; + +&A53_0 { + cpu-supply =3D <&buck2>; +}; + +&A53_1 { + cpu-supply =3D <&buck2>; +}; + +&A53_2 { + cpu-supply =3D <&buck2>; +}; + +&A53_3 { + cpu-supply =3D <&buck2>; +}; + +&ecspi1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + cs-gpios =3D <&gpio5 9 GPIO_ACTIVE_LOW>; + num-cs =3D <1>; + pinctrl-0 =3D <&pinctrl_ecspi1 &pinctrl_ecspi1_cs>; + pinctrl-names =3D "default"; +}; + +&eqos { + phy-handle =3D <ðphy0>; + phy-mode =3D "rgmii-id"; + pinctrl-0 =3D <&pinctrl_eqos>; + pinctrl-names =3D "default"; + snps,force_thresh_dma_mode; + snps,mtl-rx-config =3D <&mtl_rx_setup>; + snps,mtl-tx-config =3D <&mtl_tx_setup>; + status =3D "okay"; + + mdio { + compatible =3D "snps,dwmac-mdio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + ethphy0: ethernet-phy@1 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <1>; + eee-broken-1000t; + reset-assert-us =3D <35000>; + reset-deassert-us =3D <75000>; + reset-gpios =3D <&gpio1 9 GPIO_ACTIVE_LOW>; + realtek,clkout-disable; + }; + }; + + mtl_rx_setup: rx-queues-config { + snps,rx-queues-to-use =3D <5>; + snps,rx-sched-sp; + + queue0 { + snps,dcb-algorithm; + snps,map-to-dma-channel =3D <0>; + snps,priority =3D <0x1>; + }; + + queue1 { + snps,dcb-algorithm; + snps,map-to-dma-channel =3D <1>; + snps,priority =3D <0x2>; + }; + + queue2 { + snps,dcb-algorithm; + snps,map-to-dma-channel =3D <2>; + snps,priority =3D <0x4>; + }; + + queue3 { + snps,dcb-algorithm; + snps,map-to-dma-channel =3D <3>; + snps,priority =3D <0x8>; + }; + + queue4 { + snps,dcb-algorithm; + snps,map-to-dma-channel =3D <4>; + snps,priority =3D <0xf0>; + }; + }; + + mtl_tx_setup: tx-queues-config { + snps,tx-queues-to-use =3D <5>; + + queue0 { + snps,dcb-algorithm; + snps,priority =3D <0x1>; + }; + + queue1 { + snps,dcb-algorithm; + snps,priority =3D <0x2>; + }; + + queue2 { + snps,dcb-algorithm; + snps,priority =3D <0x4>; + }; + + queue3 { + snps,dcb-algorithm; + snps,priority =3D <0x8>; + }; + + queue4 { + snps,dcb-algorithm; + snps,priority =3D <0xf0>; + }; + }; +}; + +&flexcan1 { + pinctrl-0 =3D <&pinctrl_flexcan1>; + pinctrl-names =3D "default"; +}; + +&flexcan2 { + pinctrl-0 =3D <&pinctrl_flexcan2>; + pinctrl-names =3D "default"; +}; + +&i2c1 { + clock-frequency =3D <100000>; + pinctrl-0 =3D <&pinctrl_i2c1>; + pinctrl-names =3D "default"; + status =3D "okay"; + + pmic: pmic@25 { + compatible =3D "nxp,pca9450c"; + reg =3D <0x25>; + interrupt-parent =3D <&gpio1>; + interrupts =3D <3 GPIO_ACTIVE_LOW>; + /* PMIC PCA9450 PMIC_nINT GPIO1_IO3 */ + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_pmic>; + + regulators { + buck1: BUCK1 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt =3D <2187500>; + regulator-min-microvolt =3D <600000>; + regulator-name =3D "BUCK1"; + regulator-ramp-delay =3D <3125>; + }; + + buck2: BUCK2 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt =3D <2187500>; + regulator-min-microvolt =3D <600000>; + regulator-name =3D "BUCK2"; + regulator-ramp-delay =3D <3125>; + nxp,dvs-run-voltage =3D <950000>; + nxp,dvs-standby-voltage =3D <850000>; + }; + + buck4: BUCK4 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt =3D <3400000>; + regulator-min-microvolt =3D <600000>; + regulator-name =3D "BUCK4"; + }; + + buck5: BUCK5 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt =3D <3400000>; + regulator-min-microvolt =3D <600000>; + regulator-name =3D "BUCK5"; + }; + + buck6: BUCK6 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt =3D <3400000>; + regulator-min-microvolt =3D <600000>; + regulator-name =3D "BUCK6"; + }; + + ldo1: LDO1 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt =3D <3300000>; + regulator-min-microvolt =3D <1600000>; + regulator-name =3D "LDO1"; + }; + + ldo2: LDO2 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt =3D <1150000>; + regulator-min-microvolt =3D <800000>; + regulator-name =3D "LDO2"; + }; + + ldo3: LDO3 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt =3D <3300000>; + regulator-min-microvolt =3D <800000>; + regulator-name =3D "LDO3"; + }; + + ldo4: LDO4 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt =3D <3300000>; + regulator-min-microvolt =3D <800000>; + regulator-name =3D "LDO4"; + }; + + ldo5: LDO5 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt =3D <3300000>; + regulator-min-microvolt =3D <1800000>; + regulator-name =3D "LDO5"; + }; + }; + }; +}; + +&i2c2 { + /* I2C_B on EDMG */ + clock-frequency =3D <400000>; + pinctrl-0 =3D <&pinctrl_i2c2>; + pinctrl-names =3D "default"; +}; + +&i2c3 { + clock-frequency =3D <100000>; + pinctrl-0 =3D <&pinctrl_i2c3>; + pinctrl-names =3D "default"; +}; + +&i2c4 { + /* I2C_A on EDMG */ + clock-frequency =3D <100000>; + pinctrl-0 =3D <&pinctrl_i2c4>; + pinctrl-names =3D "default"; +}; + +&i2c5 { + /* I2C_C on EDMG */ + clock-frequency =3D <400000>; + pinctrl-0 =3D <&pinctrl_i2c5>; + pinctrl-names =3D "default"; +}; + +&pcie { + pinctrl-0 =3D <&pinctrl_pcie>; + pinctrl-names =3D "default"; + reset-gpio =3D <&gpio1 1 GPIO_ACTIVE_LOW>; +}; + +&pwm1 { + pinctrl-0 =3D <&pinctrl_pwm1>; + pinctrl-names =3D "default"; + status =3D "okay"; +}; + +&pwm2 { + pinctrl-0 =3D <&pinctrl_pwm2>; + pinctrl-names =3D "default"; + status =3D "okay"; +}; + +&pwm3 { + pinctrl-0 =3D <&pinctrl_pwm3>; + pinctrl-names =3D "default"; + status =3D "okay"; +}; + +&pwm4 { + pinctrl-0 =3D <&pinctrl_pwm4>; + pinctrl-names =3D "default"; + status =3D "okay"; +}; + +&sai2 { + /* AUD_B on EDMG */ + assigned-clocks =3D <&clk IMX8MP_CLK_SAI2>; + assigned-clock-rates =3D <12288000>; + assigned-clock-parents =3D <&clk IMX8MP_AUDIO_PLL1_OUT>; + pinctrl-0 =3D <&pinctrl_sai2>; + pinctrl-names =3D "default"; + fsl,sai-mclk-direction-output; + status =3D "okay"; +}; + +&sai3 { + /* AUD_A on EDMG */ + assigned-clocks =3D <&clk IMX8MP_CLK_SAI3>; + assigned-clock-rates =3D <12288000>; + assigned-clock-parents =3D <&clk IMX8MP_AUDIO_PLL1_OUT>; + pinctrl-0 =3D <&pinctrl_sai3>; + pinctrl-names =3D "default"; + fsl,sai-mclk-direction-output; + status =3D "okay"; +}; + +&uart1 { + /* BT */ + assigned-clocks =3D <&clk IMX8MP_CLK_UART1>; + assigned-clock-parents =3D <&clk IMX8MP_SYS_PLL1_80M>; + pinctrl-0 =3D <&pinctrl_uart1>; + pinctrl-names =3D "default"; + uart-has-rtscts; + status =3D "okay"; +}; + +&uart2 { + /* UART_A on EDMG, console */ + pinctrl-0 =3D <&pinctrl_uart2>; + pinctrl-names =3D "default"; + status =3D "okay"; +}; + +&uart3 { + /* UART_C on EDMG */ + assigned-clocks =3D <&clk IMX8MP_CLK_UART3>; + assigned-clock-parents =3D <&clk IMX8MP_SYS_PLL1_80M>; + pinctrl-0 =3D <&pinctrl_uart3>; + pinctrl-names =3D "default"; + uart-has-rtscts; + status =3D "okay"; +}; + +&uart4 { + /* UART_B on EDMG */ + assigned-clocks =3D <&clk IMX8MP_CLK_UART4>; + assigned-clock-parents =3D <&clk IMX8MP_SYS_PLL1_80M>; + pinctrl-0 =3D <&pinctrl_uart4>; + pinctrl-names =3D "default"; + uart-has-rtscts; + status =3D "okay"; +}; + +&usdhc1 { + /* WIFI SDIO */ + assigned-clocks =3D <&clk IMX8MP_CLK_USDHC1>; + assigned-clock-rates =3D <200000000>; + bus-width =3D <4>; + keep-power-in-suspend; + non-removable; + pinctrl-0 =3D <&pinctrl_usdhc1>; + pinctrl-1 =3D <&pinctrl_usdhc1_100mhz>; + pinctrl-2 =3D <&pinctrl_usdhc1_200mhz>; + pinctrl-names =3D "default", "state_100mhz", "state_200mhz"; + vmmc-supply =3D <&wl_reg_on>; + status =3D "okay"; +}; + +&usdhc2 { + /* SD card on baseboard */ + assigned-clocks =3D <&clk IMX8MP_CLK_USDHC2>; + assigned-clock-rates =3D <400000000>; + bus-width =3D <4>; + cd-gpios =3D <&gpio2 12 GPIO_ACTIVE_LOW>; + pinctrl-0 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-1 =3D <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>; + pinctrl-2 =3D <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>; + pinctrl-names =3D "default", "state_100mhz", "state_200mhz"; + vmmc-supply =3D <®_usdhc2_vmmc>; + status =3D "okay"; +}; + +&usdhc3 { + /* eMMC on SOM */ + assigned-clocks =3D <&clk IMX8MP_CLK_USDHC3>; + assigned-clock-rates =3D <400000000>; + bus-width =3D <8>; + non-removable; + pinctrl-0 =3D <&pinctrl_usdhc3>; + pinctrl-1 =3D <&pinctrl_usdhc3_100mhz>; + pinctrl-2 =3D <&pinctrl_usdhc3_200mhz>; + pinctrl-names =3D "default", "state_100mhz", "state_200mhz"; + status =3D "okay"; +}; + +&wdog1 { + pinctrl-0 =3D <&pinctrl_wdog>; + pinctrl-names =3D "default"; + fsl,ext-reset-output; + status =3D "okay"; +}; + +&iomuxc { + pinctrl-0 =3D <&pinctrl_hog>; + pinctrl-names =3D "default"; + + pinctrl_bt_ctrl: bt-ctrlgrp { + fsl,pins =3D < + MX8MP_IOMUXC_GPIO1_IO05__GPIO1_IO05 0x41 /* BT_REG_ON */ + MX8MP_IOMUXC_SAI1_TXD7__GPIO4_IO19 0x41 /* BT_WAKE_HOST */ + >; + }; + + pinctrl_ecspi1_cs: ecspi1csgrp { + fsl,pins =3D < + MX8MP_IOMUXC_ECSPI1_SS0__GPIO5_IO09 0x40000 + >; + }; + + pinctrl_ecspi1: ecspi1grp { + fsl,pins =3D < + MX8MP_IOMUXC_ECSPI1_SCLK__ECSPI1_SCLK 0x82 + MX8MP_IOMUXC_ECSPI1_MOSI__ECSPI1_MOSI 0x82 + MX8MP_IOMUXC_ECSPI1_MISO__ECSPI1_MISO 0x82 + >; + }; + + pinctrl_eqos: eqosgrp { + fsl,pins =3D < + MX8MP_IOMUXC_ENET_MDC__ENET_QOS_MDC 0x3 + MX8MP_IOMUXC_ENET_MDIO__ENET_QOS_MDIO 0x23 + MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0 0x91 + MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1 0x91 + MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2 0x91 + MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3 0x91 + MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK 0x91 + MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL 0x91 + MX8MP_IOMUXC_ENET_TD0__ENET_QOS_RGMII_TD0 0x1f + MX8MP_IOMUXC_ENET_TD1__ENET_QOS_RGMII_TD1 0x1f + MX8MP_IOMUXC_ENET_TD2__ENET_QOS_RGMII_TD2 0x1f + MX8MP_IOMUXC_ENET_TD3__ENET_QOS_RGMII_TD3 0x1f + MX8MP_IOMUXC_ENET_TX_CTL__ENET_QOS_RGMII_TX_CTL 0x1f + MX8MP_IOMUXC_ENET_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK 0x1f + MX8MP_IOMUXC_GPIO1_IO09__GPIO1_IO09 0x19 + MX8MP_IOMUXC_GPIO1_IO12__GPIO1_IO12 0x19 + >; + }; + + pinctrl_flexcan1: flexcan1grp { + fsl,pins =3D < + MX8MP_IOMUXC_SAI5_RXD2__CAN1_RX 0x154 + MX8MP_IOMUXC_SAI5_RXD1__CAN1_TX 0x154 + >; + }; + + pinctrl_flexcan2: flexcan2grp { + fsl,pins =3D < + MX8MP_IOMUXC_SAI5_MCLK__CAN2_RX 0x154 + MX8MP_IOMUXC_SAI5_RXD3__CAN2_TX 0x154 + >; + }; + + pinctrl_hog: hoggrp { + fsl,pins =3D < + MX8MP_IOMUXC_HDMI_HPD__HDMIMIX_HDMI_HPD 0x40000019 + >; + }; + + pinctrl_i2c1: i2c1grp { + fsl,pins =3D < + MX8MP_IOMUXC_I2C1_SCL__I2C1_SCL 0x400001a3 + MX8MP_IOMUXC_I2C1_SDA__I2C1_SDA 0x400001a3 + >; + }; + + pinctrl_i2c2: i2c2grp { + fsl,pins =3D < + MX8MP_IOMUXC_I2C2_SCL__I2C2_SCL 0x400001a3 + MX8MP_IOMUXC_I2C2_SDA__I2C2_SDA 0x400001a3 + >; + }; + + pinctrl_i2c3: i2c3grp { + fsl,pins =3D < + MX8MP_IOMUXC_I2C3_SCL__I2C3_SCL 0x400001c3 + MX8MP_IOMUXC_I2C3_SDA__I2C3_SDA 0x400001c3 + >; + }; + + pinctrl_i2c4: i2c4grp { + fsl,pins =3D < + MX8MP_IOMUXC_I2C4_SCL__I2C4_SCL 0x400001c3 + MX8MP_IOMUXC_I2C4_SDA__I2C4_SDA 0x400001c3 + >; + }; + + pinctrl_i2c5: i2c5grp { + fsl,pins =3D < + MX8MP_IOMUXC_SPDIF_TX__I2C5_SCL 0x400001a3 + MX8MP_IOMUXC_SPDIF_RX__I2C5_SDA 0x400001a3 + >; + }; + + pinctrl_i2c_brd_conf: i2cbrdconfgrp { + fsl,pins =3D < + MX8MP_IOMUXC_SAI3_RXFS__GPIO4_IO28 0x1c3 /* BRD_CONF_SCL, bitbang */ + MX8MP_IOMUXC_SAI3_RXC__GPIO4_IO29 0x1c3 /* BRD_CONF_SDA, bitbang */ + >; + }; + + pinctrl_pcie: pciegrp { + fsl,pins =3D < + MX8MP_IOMUXC_GPIO1_IO13__GPIO1_IO13 0x41 /* PCIE CLKREQ */ + MX8MP_IOMUXC_SAI2_RXFS__GPIO4_IO21 0x41 /* PCIE WAKE */ + MX8MP_IOMUXC_GPIO1_IO01__GPIO1_IO01 0x41 /* PCIE RST */ + >; + }; + + pinctrl_pmic: pmicirqgrp { + fsl,pins =3D < + MX8MP_IOMUXC_GPIO1_IO03__GPIO1_IO03 0x41 + >; + }; + + pinctrl_pwm1: pwm1grp { + fsl,pins =3D < + MX8MP_IOMUXC_SPDIF_EXT_CLK__PWM1_OUT 0x116 + >; + }; + + pinctrl_pwm2: pwm2grp { + fsl,pins =3D < + MX8MP_IOMUXC_SAI5_RXD0__PWM2_OUT 0x116 + >; + }; + + pinctrl_pwm3: pwm3grp { + fsl,pins =3D < + MX8MP_IOMUXC_SAI5_RXC__PWM3_OUT 0x116 + >; + }; + + pinctrl_pwm4: pwm4grp { + fsl,pins =3D < + MX8MP_IOMUXC_SAI5_RXFS__PWM4_OUT 0x116 + >; + }; + + pinctrl_sai2: sai2grp { + fsl,pins =3D < + MX8MP_IOMUXC_SAI2_MCLK__AUDIOMIX_SAI2_MCLK 0xd6 + MX8MP_IOMUXC_SAI2_TXFS__AUDIOMIX_SAI2_TX_SYNC 0xd6 + MX8MP_IOMUXC_SAI2_TXC__AUDIOMIX_SAI2_TX_BCLK 0xd6 + MX8MP_IOMUXC_SAI2_RXD0__AUDIOMIX_SAI2_RX_DATA00 0xd6 + MX8MP_IOMUXC_SAI2_TXD0__AUDIOMIX_SAI2_TX_DATA00 0xd6 + >; + }; + + pinctrl_sai3: sai3grp { + fsl,pins =3D < + MX8MP_IOMUXC_SAI3_MCLK__AUDIOMIX_SAI3_MCLK 0xd6 + MX8MP_IOMUXC_SAI3_TXFS__AUDIOMIX_SAI3_TX_SYNC 0xd6 + MX8MP_IOMUXC_SAI3_TXC__AUDIOMIX_SAI3_TX_BCLK 0xd6 + MX8MP_IOMUXC_SAI3_RXD__AUDIOMIX_SAI3_RX_DATA00 0xd6 + MX8MP_IOMUXC_SAI3_TXD__AUDIOMIX_SAI3_TX_DATA00 0xd6 + >; + }; + + pinctrl_uart1: uart1grp { + fsl,pins =3D < + MX8MP_IOMUXC_UART1_RXD__UART1_DCE_RX 0x140 + MX8MP_IOMUXC_UART1_TXD__UART1_DCE_TX 0x140 + MX8MP_IOMUXC_UART3_RXD__UART1_DCE_CTS 0x140 + MX8MP_IOMUXC_UART3_TXD__UART1_DCE_RTS 0x140 + >; + }; + + pinctrl_uart2: uart2grp { + fsl,pins =3D < + MX8MP_IOMUXC_UART2_RXD__UART2_DCE_RX 0x140 + MX8MP_IOMUXC_UART2_TXD__UART2_DCE_TX 0x140 + MX8MP_IOMUXC_UART4_RXD__UART2_DCE_CTS 0x140 + MX8MP_IOMUXC_UART4_TXD__UART2_DCE_RTS 0x140 + >; + }; + + pinctrl_uart3: uart3grp { + fsl,pins =3D < + MX8MP_IOMUXC_SD1_DATA7__UART3_DCE_RX 0x140 + MX8MP_IOMUXC_SD1_DATA6__UART3_DCE_TX 0x140 + MX8MP_IOMUXC_SD1_STROBE__UART3_DCE_CTS 0x140 + MX8MP_IOMUXC_SD1_RESET_B__UART3_DCE_RTS 0x140 + >; + }; + + pinctrl_uart4: uart4grp { + fsl,pins =3D < + MX8MP_IOMUXC_ECSPI2_SCLK__UART4_DCE_RX 0x140 + MX8MP_IOMUXC_ECSPI2_MOSI__UART4_DCE_TX 0x140 + MX8MP_IOMUXC_ECSPI2_MISO__UART4_DCE_CTS 0x140 + MX8MP_IOMUXC_ECSPI2_SS0__UART4_DCE_RTS 0x140 + >; + }; + + pinctrl_usdhc1: usdhc1grp { + fsl,pins =3D < + MX8MP_IOMUXC_SD1_CLK__USDHC1_CLK 0x190 + MX8MP_IOMUXC_SD1_CMD__USDHC1_CMD 0x1d0 + MX8MP_IOMUXC_SD1_DATA0__USDHC1_DATA0 0x1d0 + MX8MP_IOMUXC_SD1_DATA1__USDHC1_DATA1 0x1d0 + MX8MP_IOMUXC_SD1_DATA2__USDHC1_DATA2 0x1d0 + MX8MP_IOMUXC_SD1_DATA3__USDHC1_DATA3 0x1d0 + >; + }; + + pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp { + fsl,pins =3D < + MX8MP_IOMUXC_SD1_CLK__USDHC1_CLK 0x194 + MX8MP_IOMUXC_SD1_CMD__USDHC1_CMD 0x1d4 + MX8MP_IOMUXC_SD1_DATA0__USDHC1_DATA0 0x1d4 + MX8MP_IOMUXC_SD1_DATA1__USDHC1_DATA1 0x1d4 + MX8MP_IOMUXC_SD1_DATA2__USDHC1_DATA2 0x1d4 + MX8MP_IOMUXC_SD1_DATA3__USDHC1_DATA3 0x1d4 + >; + }; + + pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp { + fsl,pins =3D < + MX8MP_IOMUXC_SD1_CLK__USDHC1_CLK 0x196 + MX8MP_IOMUXC_SD1_CMD__USDHC1_CMD 0x1d6 + MX8MP_IOMUXC_SD1_DATA0__USDHC1_DATA0 0x1d6 + MX8MP_IOMUXC_SD1_DATA1__USDHC1_DATA1 0x1d6 + MX8MP_IOMUXC_SD1_DATA2__USDHC1_DATA2 0x1d6 + MX8MP_IOMUXC_SD1_DATA3__USDHC1_DATA3 0x1d6 + >; + }; + + pinctrl_usdhc2: usdhc2grp { + fsl,pins =3D < + MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x190 + MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d0 + MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d0 + MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d0 + MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d0 + MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d0 + MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc1 + >; + }; + + pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp { + fsl,pins =3D < + MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x194 + MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d4 + MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d4 + MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d4 + MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d4 + MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d4 + MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc1 + >; + }; + + pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp { + fsl,pins =3D < + MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x196 + MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d6 + MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d6 + MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d6 + MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d6 + MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d6 + MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc1 + >; + }; + + pinctrl_usdhc2_gpio: usdhc2-gpiogrp { + fsl,pins =3D < + MX8MP_IOMUXC_SD2_CD_B__GPIO2_IO12 0x1c4 + MX8MP_IOMUXC_SD2_RESET_B__GPIO2_IO19 0x41 + >; + }; + + pinctrl_usdhc3: usdhc3grp { + fsl,pins =3D < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x190 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d0 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d0 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d0 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d0 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d0 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d0 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d0 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d0 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d0 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x190 + >; + }; + + pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp { + fsl,pins =3D < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x194 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d4 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d4 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d4 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d4 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d4 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d4 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d4 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d4 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d4 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x194 + >; + }; + + pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp { + fsl,pins =3D < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x196 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d6 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d6 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d6 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d6 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d6 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d6 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d6 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d6 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d6 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x196 + >; + }; + + pinctrl_wdog: wdoggrp { + fsl,pins =3D < + MX8MP_IOMUXC_GPIO1_IO02__WDOG1_WDOG_B 0xc6 + >; + }; + + pinctrl_wifi_ctrl: wifi-ctrlgrp { + fsl,pins =3D < + MX8MP_IOMUXC_GPIO1_IO00__GPIO1_IO00 0x41 /* WL_REG_ON */ + MX8MP_IOMUXC_SAI1_TXD6__GPIO4_IO18 0x41 /* WL_WAKE_HOST */ + >; + }; +}; --=20 2.43.0