From nobody Mon Oct 6 12:02:54 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CBC4B28DB64 for ; Tue, 22 Jul 2025 05:51:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753163478; cv=none; b=s0tqnAz4H9azxux5iY0+G9+o3joXiBxjcpAH3cOTdt63c0clXMPntGeMcB27x4ZKgCW4bizgLhbHIEepJwOPsSbKljP+wFVhJzI5nbZ9yMYqx3MiKkXAcKcshZGpKavqxuNbPtdfyZ4TF6t0ukKruyhh2VWssLhcAxmHXkHlCSs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753163478; c=relaxed/simple; bh=fTMMTA06o4lkJj2guzIP5xMxKYNXa0aJ8w3P5E5azJI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=P1qFbfBXq/mYwTR0CPLNDg058vlUXWnFIpmz6qkROvEto+9+MykAqqskO1p7+pCU9Yz2GsXFe9RAPluw9afPzaZxr2E3qrxlKrXUQmNkMb9vvDCUmCuUCtBU2gpQaSASeNmUy9XlO9hDLFC6KJSAp8BYMPxCvAHyGTFiZm4Mv4Q= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=nx5mRCWZ; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="nx5mRCWZ" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 56LIfr0O008073 for ; Tue, 22 Jul 2025 05:51:15 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=/fM93q1i8KP dFu/Eb9eZ22v8CRUxpDzk8wH51GcIwTs=; b=nx5mRCWZdGDJLpV84M15VEx9Y2L ZuNv/9PFYGqOpVuPxfyvejtLEPo7s/Jb4iwPQ6O45Dw99Ln4MdEfMXFAIcm2PgO+ q8RIX1tbD0BPch9vRaTiQsW4UaXO3fK6AhqRFNlqXqDjQlc23CfLDjgV/vMuJaLJ lEeksQi7kY/oEXC7yhJU7zgtcNsMBpg1bCdqyfWaUkcDLonYc+CNJW4Ta4xNMxsY KKNGRQQf+JAVAAXjD3RDC30S0SNWHbavSQJbzHDgxFqSuI0047mhOoWsd5VG1NTw UUT3n2Rz/GpdC6Ah6YfQ3X+wpllXzQtDSsnp6T2xXVShAxij811uRXmag0Q== Received: from mail-pf1-f197.google.com (mail-pf1-f197.google.com [209.85.210.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48045vxk2c-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Tue, 22 Jul 2025 05:51:14 +0000 (GMT) Received: by mail-pf1-f197.google.com with SMTP id d2e1a72fcca58-748e1e474f8so7332992b3a.2 for ; Mon, 21 Jul 2025 22:51:14 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1753163473; x=1753768273; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=/fM93q1i8KPdFu/Eb9eZ22v8CRUxpDzk8wH51GcIwTs=; b=Fd4GPnmj7yEvXM5agPwvbWfBRjMq9O3XJHrPrsg4IW6ydCgCqrMK3S9ivYtCI9AAFi B7m68OdOYpxLdFweXMUgp0aS17vGCapffhbxP0tnzJxaNtM45DG07z23tdVAv0Ud9h+M xtAnkcibRP0g56Sg/fYJY6NvpZ47zFFUAKM8HS1qgy17meOfctLyDe/FJSO1s9ugWgoN 6HGx90CzMJOvoJ5aeL1zNxSvxXNy1UjnZaj2VSwaN/VtW75L2NwT6TIQCuvfsBai5DzY ZhJTgUFU7+4vAbcM36c9KKyhrC+Nt3r02hNuQpZ+brvggQ9luGZCQgHEyr231ZhiGgmE kTWA== X-Forwarded-Encrypted: i=1; AJvYcCUSTBqWBPnnJz+LO3OAPlGgo+bdbig/ZL7NllV/jVsbiCboXQVTtbWmE+S0enOKowR0q10gm+qW22jQePE=@vger.kernel.org X-Gm-Message-State: AOJu0Yxwt63Zxg3E9gurzI653ooqEqO5V0jvM3m/vIVl3tG3mQOHz12c ICD4FDgMBNma5yxTtKtlxLNzoj9FyrwZIQt/fpG8MN3bl81KBpnZSUsx7ErCaXWn+ofs4kdXlnl a89zzp4CVdUdTiM/X4bUJOem7HD3tZ+oAvwjWtIenRi1MTfxm1vTahd8Uw18BGEWxR8o3AiwOgj 4= X-Gm-Gg: ASbGncshWf6cOTwXzBw1do5+DaQIcqfWAKTiRfIAvys8LB5qy/pC13mDTiAyaC8P8k/ V+E00toQFPN9U4v+i5CF6ZlqrSxT0rP91lXcYQNMr+K7AwnaBqSkWSijNhdPUgCSvc4tRCx/QFh J1h20atB2xBNLBHraiuMb/ronibn32io2cdqAIuHTasyvCQ38hz0Vnx5rcFBAyLs7ZGbMv7E5R3 /LFksm4eVL6l1ke/tBb34L7zzdzCqUhMps3hvmZtZbhENSmTx9hfiX3AvmzJcvkRcveOVQ/Hxol hZ4W0d9p0hvh2/LRpTvyl1yfb18H2BjDeMd+jpCCzw9nN9hZ2vDQd14zRx/p+tCh/CPj8HDL6Nw aklk= X-Received: by 2002:a05:6a21:648a:b0:1f5:9175:2596 with SMTP id adf61e73a8af0-23811056550mr39836318637.13.1753163472764; Mon, 21 Jul 2025 22:51:12 -0700 (PDT) X-Google-Smtp-Source: AGHT+IG3beq+fmJywgf/Xa0N3mG61BRItw8qpChxjX+xPRTi2WnO0kWo0+PEqBuEWBurrwnFSzqvUA== X-Received: by 2002:a05:6a21:648a:b0:1f5:9175:2596 with SMTP id adf61e73a8af0-23811056550mr39836258637.13.1753163472220; Mon, 21 Jul 2025 22:51:12 -0700 (PDT) Received: from 2603feb0d442.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-759cb155e0fsm6669136b3a.71.2025.07.21.22.51.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 21 Jul 2025 22:51:11 -0700 (PDT) From: Raviteja Laggyshetty To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Odelu Kukatla , Imran Shaik , Mike Titpon Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Raviteja Laggyshetty , Konrad Dybcio Subject: [PATCH V3 1/1] arm64: dts: qcom: qcs8300: Add EPSS l3 interconnect provider node and CPUCP OPP tables to scale DDR/L3 Date: Tue, 22 Jul 2025 05:50:39 +0000 Message-ID: <20250722055039.135140-2-raviteja.laggyshetty@oss.qualcomm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250722055039.135140-1-raviteja.laggyshetty@oss.qualcomm.com> References: <20250722055039.135140-1-raviteja.laggyshetty@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Authority-Analysis: v=2.4 cv=LL1mQIW9 c=1 sm=1 tr=0 ts=687f26d2 cx=c_pps a=rEQLjTOiSrHUhVqRoksmgQ==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=Wb1JkmetP80A:10 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=NfiDZElyWYjDabnAXtoA:9 a=2VI0MkxyNR6bbpdq8BZq:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-GUID: hOqc6B62Qb3poEjXzT9reOmPJ7YXUmbn X-Proofpoint-ORIG-GUID: hOqc6B62Qb3poEjXzT9reOmPJ7YXUmbn X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNzIyMDA0NSBTYWx0ZWRfX7iaNLnVyR2Up 8fNgXC5T6HzaSDDXSeFLnXHaVvlzkgC9BOEjREVdFzC7voVxM28svigAzPdffCMJ/0j3ZLURP3m 7c+DNuOrRaz+MAnGO2WvG3qldFXbZ5ECa7I8wikfvfwlynkmrA6AQgp1q2Km6/Fwh4TYJexot6x 0eQtmhxAWP5BpZJXLh+a12IJKHCB+Mj+dWAnrG/zsUL58phULuOVOPhkZ6RaN6miq38/OhFw4kI XrN6wI/bRkTgkOk3puzKqxeX91yvVoT2hc3+/sq/BQy/AOoXO0IXEOCx7ezI/RAgcH2xSXa+eGY /PDVQMr7aWlKuxsoA6p1tRbbpnS6dgCDe5ok+5bvVJPoYKO5O7/hI61oVm8b7xqsDkTx8WWew8K kngibz9DM1SNvUvYZvJk1HLaC/YXzWlv7WO3cBd4OXwGGoB1AbMr65y/JTifkZp4tokXnTm3 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-07-22_01,2025-07-21_02,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 mlxlogscore=999 clxscore=1015 mlxscore=0 adultscore=0 suspectscore=0 spamscore=0 malwarescore=0 impostorscore=0 bulkscore=0 lowpriorityscore=0 phishscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2505280000 definitions=main-2507220045 Content-Type: text/plain; charset="utf-8" Add Epoch Subsystem (EPSS) L3 interconnect provider node and OPP tables required to scale DDR and L3 per freq-domain on QCS8300 platform. As QCS8300 and SA8775P SoCs have same EPSS hardware, added SA8775P compatible as fallback for QCS8300 EPSS device node. Reviewed-by: Konrad Dybcio Co-developed-by: Imran Shaik Signed-off-by: Imran Shaik Signed-off-by: Raviteja Laggyshetty Reviewed-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/qcs8300.dtsi | 301 ++++++++++++++++++++++++++ 1 file changed, 301 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/qcs8300.dtsi b/arch/arm64/boot/dts/qc= om/qcs8300.dtsi index 7ada029c32c1..7d38ddd2cc9e 100644 --- a/arch/arm64/boot/dts/qcom/qcs8300.dtsi +++ b/arch/arm64/boot/dts/qcom/qcs8300.dtsi @@ -12,6 +12,7 @@ #include #include #include +#include #include #include #include @@ -53,6 +54,11 @@ cpu0: cpu@0 { capacity-dmips-mhz =3D <1946>; dynamic-power-coefficient =3D <472>; qcom,freq-domain =3D <&cpufreq_hw 0>; + operating-points-v2 =3D <&cpu0_opp_table>; + interconnects =3D <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&epss_l3_cl0 MASTER_EPSS_L3_APPS + &epss_l3_cl0 SLAVE_EPSS_L3_SHARED>; =20 l2_0: l2-cache { compatible =3D "cache"; @@ -73,6 +79,11 @@ cpu1: cpu@100 { capacity-dmips-mhz =3D <1946>; dynamic-power-coefficient =3D <472>; qcom,freq-domain =3D <&cpufreq_hw 0>; + operating-points-v2 =3D <&cpu0_opp_table>; + interconnects =3D <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&epss_l3_cl0 MASTER_EPSS_L3_APPS + &epss_l3_cl0 SLAVE_EPSS_L3_SHARED>; =20 l2_1: l2-cache { compatible =3D "cache"; @@ -93,6 +104,11 @@ cpu2: cpu@200 { capacity-dmips-mhz =3D <1946>; dynamic-power-coefficient =3D <507>; qcom,freq-domain =3D <&cpufreq_hw 2>; + operating-points-v2 =3D <&cpu2_opp_table>; + interconnects =3D <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&epss_l3_cl0 MASTER_EPSS_L3_APPS + &epss_l3_cl0 SLAVE_EPSS_L3_SHARED>; =20 l2_2: l2-cache { compatible =3D "cache"; @@ -113,6 +129,11 @@ cpu3: cpu@300 { capacity-dmips-mhz =3D <1946>; dynamic-power-coefficient =3D <507>; qcom,freq-domain =3D <&cpufreq_hw 2>; + operating-points-v2 =3D <&cpu2_opp_table>; + interconnects =3D <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&epss_l3_cl0 MASTER_EPSS_L3_APPS + &epss_l3_cl0 SLAVE_EPSS_L3_SHARED>; =20 l2_3: l2-cache { compatible =3D "cache"; @@ -133,6 +154,11 @@ cpu4: cpu@10000 { capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; qcom,freq-domain =3D <&cpufreq_hw 1>; + operating-points-v2 =3D <&cpu4_opp_table>; + interconnects =3D <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&epss_l3_cl1 MASTER_EPSS_L3_APPS + &epss_l3_cl1 SLAVE_EPSS_L3_SHARED>; =20 l2_4: l2-cache { compatible =3D "cache"; @@ -153,6 +179,11 @@ cpu5: cpu@10100 { capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; qcom,freq-domain =3D <&cpufreq_hw 1>; + operating-points-v2 =3D <&cpu4_opp_table>; + interconnects =3D <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&epss_l3_cl1 MASTER_EPSS_L3_APPS + &epss_l3_cl1 SLAVE_EPSS_L3_SHARED>; =20 l2_5: l2-cache { compatible =3D "cache"; @@ -173,6 +204,11 @@ cpu6: cpu@10200 { capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; qcom,freq-domain =3D <&cpufreq_hw 1>; + operating-points-v2 =3D <&cpu4_opp_table>; + interconnects =3D <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&epss_l3_cl1 MASTER_EPSS_L3_APPS + &epss_l3_cl1 SLAVE_EPSS_L3_SHARED>; =20 l2_6: l2-cache { compatible =3D "cache"; @@ -193,6 +229,11 @@ cpu7: cpu@10300 { capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; qcom,freq-domain =3D <&cpufreq_hw 1>; + operating-points-v2 =3D <&cpu4_opp_table>; + interconnects =3D <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ACTIVE_ONLY>, + <&epss_l3_cl1 MASTER_EPSS_L3_APPS + &epss_l3_cl1 SLAVE_EPSS_L3_SHARED>; =20 l2_7: l2-cache { compatible =3D "cache"; @@ -323,6 +364,248 @@ system_sleep: domain-sleep { }; }; =20 + cpu0_opp_table: opp-table-cpu0 { + compatible =3D "operating-points-v2"; + opp-shared; + + opp-902400000 { + opp-hz =3D /bits/ 64 <902400000>; + opp-peak-kBps =3D <(681600 * 4) (921600 * 32)>; + }; + + opp-1017600000 { + opp-hz =3D /bits/ 64 <1017600000>; + opp-peak-kBps =3D <(1017600 * 4) (921600 * 32)>; + }; + + opp-1190400000 { + opp-hz =3D /bits/ 64 <1190400000>; + opp-peak-kBps =3D <(1708800 * 4) (921600 * 32)>; + }; + + opp-1267200000 { + opp-hz =3D /bits/ 64 <1267200000>; + opp-peak-kBps =3D <(2092800 * 4) (998400 * 32)>; + }; + + opp-1344000000 { + opp-hz =3D /bits/ 64 <1344000000>; + opp-peak-kBps =3D <(2092800 * 4) (1075200 * 32)>; + }; + + opp-1420800000 { + opp-hz =3D /bits/ 64 <1420800000>; + opp-peak-kBps =3D <(2092800 * 4) (1152000 * 32)>; + }; + + opp-1497600000 { + opp-hz =3D /bits/ 64 <1497600000>; + opp-peak-kBps =3D <(2092800 * 4) (1228800 * 32)>; + }; + + opp-1574400000 { + opp-hz =3D /bits/ 64 <1574400000>; + opp-peak-kBps =3D <(2736000 * 4) (1324800 * 32)>; + }; + + opp-1670400000 { + opp-hz =3D /bits/ 64 <1670400000>; + opp-peak-kBps =3D <(2736000 * 4) (1401600 * 32)>; + }; + + opp-1747200000 { + opp-hz =3D /bits/ 64 <1747200000>; + opp-peak-kBps =3D <(2736000 * 4) (1401600 * 32)>; + }; + + opp-1824000000 { + opp-hz =3D /bits/ 64 <1824000000>; + opp-peak-kBps =3D <(2736000 * 4) (1478400 * 32)>; + }; + + opp-1900800000 { + opp-hz =3D /bits/ 64 <1900800000>; + opp-peak-kBps =3D <(2736000 * 4) (1478400 * 32)>; + }; + + opp-1977600000 { + opp-hz =3D /bits/ 64 <1977600000>; + opp-peak-kBps =3D <(3196800 * 4) (1555200 * 32)>; + }; + + opp-2054400000 { + opp-hz =3D /bits/ 64 <2054400000>; + opp-peak-kBps =3D <(3196800 * 4) (1555200 * 32)>; + }; + + opp-2112000000 { + opp-hz =3D /bits/ 64 <2112000000>; + opp-peak-kBps =3D <(3196800 * 4) (1612800 * 32)>; + }; + + }; + + cpu2_opp_table: opp-table-cpu2 { + compatible =3D "operating-points-v2"; + opp-shared; + + opp-940800000 { + opp-hz =3D /bits/ 64 <940800000>; + opp-peak-kBps =3D <(681600 * 4) (921600 * 32)>; + }; + + opp-1094400000 { + opp-hz =3D /bits/ 64 <1094400000>; + opp-peak-kBps =3D <(1017600 * 4) (921600 * 32)>; + }; + + opp-1267200000 { + opp-hz =3D /bits/ 64 <1267200000>; + opp-peak-kBps =3D <(1708800 * 4) (921600 * 32)>; + }; + + opp-1344000000 { + opp-hz =3D /bits/ 64 <1344000000>; + opp-peak-kBps =3D <(2092800 * 4) (998400 * 32)>; + }; + + opp-1420800000 { + opp-hz =3D /bits/ 64 <1420800000>; + opp-peak-kBps =3D <(2092800 * 4) (998400 * 32)>; + }; + + opp-1497600000 { + opp-hz =3D /bits/ 64 <1497600000>; + opp-peak-kBps =3D <(2092800 * 4) (1075200 * 32)>; + }; + + opp-1574400000 { + opp-hz =3D /bits/ 64 <1574400000>; + opp-peak-kBps =3D <(2092800 * 4) (1152000 * 32)>; + }; + + opp-1632000000 { + opp-hz =3D /bits/ 64 <1632000000>; + opp-peak-kBps =3D <(2092800 * 4) (1228800 * 32)>; + }; + + opp-1708800000 { + opp-hz =3D /bits/ 64 <1708800000>; + opp-peak-kBps =3D <(2736000 * 4) (1324800 * 32)>; + }; + + opp-1804800000 { + opp-hz =3D /bits/ 64 <1804800000>; + opp-peak-kBps =3D <(2736000 * 4) (1324800 * 32)>; + }; + + opp-1900800000 { + opp-hz =3D /bits/ 64 <1900800000>; + opp-peak-kBps =3D <(2736000 * 4) (1324800 * 32)>; + }; + + opp-1977600000 { + opp-hz =3D /bits/ 64 <1977600000>; + opp-peak-kBps =3D <(2736000 * 4) (1401600 * 32)>; + }; + + opp-2054400000 { + opp-hz =3D /bits/ 64 <2054400000>; + opp-peak-kBps =3D <(2736000 * 4) (1478400 * 32)>; + }; + + opp-2131200000 { + opp-hz =3D /bits/ 64 <2131200000>; + opp-peak-kBps =3D <(3196800 * 4) (1555200 * 32)>; + }; + + opp-2208000000 { + opp-hz =3D /bits/ 64 <2208000000>; + opp-peak-kBps =3D <(3196800 * 4) (1555200 * 32)>; + }; + + opp-2284800000 { + opp-hz =3D /bits/ 64 <2284800000>; + opp-peak-kBps =3D <(3196800 * 4) (1612800 * 32)>; + }; + + opp-2361600000 { + opp-hz =3D /bits/ 64 <2361600000>; + opp-peak-kBps =3D <(3196800 * 4) (1612800 * 32)>; + }; + + }; + + cpu4_opp_table: opp-table-cpu4 { + compatible =3D "operating-points-v2"; + opp-shared; + + opp-844800000 { + opp-hz =3D /bits/ 64 <844800000>; + opp-peak-kBps =3D <(681600 * 4) (921600 * 32)>; + }; + + opp-1113600000 { + opp-hz =3D /bits/ 64 <1113600000>; + opp-peak-kBps =3D <(1708800 * 4) (921600 * 32)>; + }; + + opp-1209600000 { + opp-hz =3D /bits/ 64 <1209600000>; + opp-peak-kBps =3D <(2092800 * 4) (998400 * 32)>; + }; + + opp-1305600000 { + opp-hz =3D /bits/ 64 <1305600000>; + opp-peak-kBps =3D <(2092800 * 4) (1075200 * 32)>; + }; + + opp-1382400000 { + opp-hz =3D /bits/ 64 <1382400000>; + opp-peak-kBps =3D <(2092800 * 4) (1152000 * 32)>; + }; + + opp-1459200000 { + opp-hz =3D /bits/ 64 <1459200000>; + opp-peak-kBps =3D <(2092800 * 4) (1228800 * 32)>; + }; + + opp-1497600000 { + opp-hz =3D /bits/ 64 <1497600000>; + opp-peak-kBps =3D <(2736000 * 4) (1324800 * 32)>; + }; + + opp-1574400000 { + opp-hz =3D /bits/ 64 <1574400000>; + opp-peak-kBps =3D <(2736000 * 4) (1324800 * 32)>; + }; + + opp-1651200000 { + opp-hz =3D /bits/ 64 <1651200000>; + opp-peak-kBps =3D <(2736000 * 4) (1324800 * 32)>; + }; + + opp-1728000000 { + opp-hz =3D /bits/ 64 <1728000000>; + opp-peak-kBps =3D <(2736000 * 4) (1401600 * 32)>; + }; + + opp-1804800000 { + opp-hz =3D /bits/ 64 <1804800000>; + opp-peak-kBps =3D <(2736000 * 4) (1478400 * 32)>; + }; + + opp-1881600000 { + opp-hz =3D /bits/ 64 <1881600000>; + opp-peak-kBps =3D <(3196800 * 4) (1555200 * 32)>; + }; + + opp-1958400000 { + opp-hz =3D /bits/ 64 <1958400000>; + opp-peak-kBps =3D <(3196800 * 4) (1612800 * 32)>; + }; + }; + dummy_eud: dummy-sink { compatible =3D "arm,coresight-dummy-sink"; =20 @@ -5433,6 +5716,15 @@ rpmhpd_opp_turbo_l1: opp-9 { }; }; =20 + epss_l3_cl0: interconnect@18590000 { + compatible =3D "qcom,qcs8300-epss-l3", "qcom,sa8775p-epss-l3", + "qcom,epss-l3"; + reg =3D <0x0 0x18590000 0x0 0x1000>; + clocks =3D <&rpmhcc RPMH_CXO_CLK>, <&gcc GCC_GPLL0>; + clock-names =3D "xo", "alternate"; + #interconnect-cells =3D <1>; + }; + cpufreq_hw: cpufreq@18591000 { compatible =3D "qcom,qcs8300-cpufreq-epss", "qcom,cpufreq-epss"; reg =3D <0x0 0x18591000 0x0 0x1000>, @@ -5455,6 +5747,15 @@ cpufreq_hw: cpufreq@18591000 { #freq-domain-cells =3D <1>; }; =20 + epss_l3_cl1: interconnect@18592000 { + compatible =3D "qcom,qcs8300-epss-l3", "qcom,sa8775p-epss-l3", + "qcom,epss-l3"; + reg =3D <0x0 0x18592000 0x0 0x1000>; + clocks =3D <&rpmhcc RPMH_CXO_CLK>, <&gcc GCC_GPLL0>; + clock-names =3D "xo", "alternate"; + #interconnect-cells =3D <1>; + }; + remoteproc_gpdsp: remoteproc@20c00000 { compatible =3D "qcom,qcs8300-gpdsp-pas", "qcom,sa8775p-gpdsp0-pas"; reg =3D <0x0 0x20c00000 0x0 0x10000>; --=20 2.43.0