From nobody Mon Oct 6 13:42:05 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0AA2B1E1A05 for ; Mon, 21 Jul 2025 14:31:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753108264; cv=none; b=jDnADMQJCti8u4ZKrJYATLFgif+FwxRehYdQtj3EVP5ez5nOKZKm3oFmUpNuNE7FzDiYGmqbU8/HwfpWOrI10pFnyhecfQSz45YnVDERnbO3ILB5PiGwp82ABce7FkOeUpRynTxW7dg2GoolLWvWWFeqKP9IxzPISwHzTnNtLmE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753108264; c=relaxed/simple; bh=TxCQVjHu8v/XTD779R/K9bsguolEscatCSuaO2Tvim0=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=JF8mBIOo2ql3qqDktDB7KY3ont7cky4VnsTG3v6czu80aCUPdT7R0demSChuWX2HpUyXW+se3ow2pjTvDr0F6yLemLKwA/5eEUgz/bCxwAnkQOZkjDa9gjfzWiOQ3SRtkMwNJiltYKwBbt5FDBScXxSDvAl/br3DLyO17/Wqglo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=YkdNyGHs; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="YkdNyGHs" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 56LEM1tH025480 for ; Mon, 21 Jul 2025 14:31:02 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=ItGq+wqYysW OIQQZgquamzbiff6QYWhmEITX7yLzkG4=; b=YkdNyGHsVNdObJ3SRnu5TAx5jAS ApY474zRgTXRO4eUyDGftyI8wWlAxgItUbFAj4Tou+Y27L595+qjxjO+S4n+bF5o SRIbXMFjrKCgvOFPYSi2clUXIYiIGLkOtrQbtV5Abs/Tac43ry2/9/lI5mEJi++8 ksPkDkkRa5UT4ON5Xv1pPebkpmdYsd3BCFHuHAbLCQ0zqI7PqHE4ALXhgT+esWxQ Ub1uU7LMyaUMdjwF/EnDj/kF0vSxrSrgVsyP2k5yFMs74Rrv1fTlkHbnu19FrKHu AdH1Xfbb5I+CVCACe4yd8FWhn1IznFovfhGz6iDVqh8zHQe7WSw1zhsVO6A== Received: from mail-pg1-f197.google.com (mail-pg1-f197.google.com [209.85.215.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48048v4yum-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Mon, 21 Jul 2025 14:31:02 +0000 (GMT) Received: by mail-pg1-f197.google.com with SMTP id 41be03b00d2f7-b3f321dc6abso2046197a12.1 for ; Mon, 21 Jul 2025 07:31:02 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1753108261; x=1753713061; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ItGq+wqYysWOIQQZgquamzbiff6QYWhmEITX7yLzkG4=; b=iTxHCh+dACkFxUPupsN/yE15+dPFNVN0z8BIhlIo4zm+eRIGcll4EijxwRgFSml7AM d6O6zlTMpfCi6Q3RUBAttlpM9JhLicmjybxspo3wadj9yQFaNXwsINWXVpZ2HFtAQSTT K1zeG7Ga61cLJ7960gi4BhSp7JgUQENM4hLRn/J53UYuTAUMoyHhIYP1cBF/seHpSCnv JkGMtCWR/NcUFOkPBlcM3PpKc62i9GkuCapoUQku7IQ24kVJEyt0JTv1mPqu4PLCK6Gk E2No44sYadTyqWSHOuoBkb2qa6P0Y3u5Dvb4gbIqB/X4IchvRX23/LWfwWIr30vS4/uV eiiQ== X-Forwarded-Encrypted: i=1; AJvYcCUykZ03MjT+2r8uOOr2qpvhnGwH8ZhnIkuLkeoVzSgZybeUE/I1pdmD2HMJ/uoSWfoztXzOx2Ybxpdfiy8=@vger.kernel.org X-Gm-Message-State: AOJu0Yz4NanqeMiFejIf3TzjU015xvFLtXkhXQYG949YpQpASZL4rcY8 G7pNuc+bsgf7RjKJzP/VxkmxeIW7bcEp4h9LiV6hGvI9aR962KNFWAwrWDjqnHj5P2m95PW/8tV Nyae8ZhbFLsyPjdM8aRX6mcU96tfq85eiBew24P+U4Mkr1agEHNfpa2rv43Edz2xFCQRYzcJT8R k= X-Gm-Gg: ASbGncuMkG9s6fPuQSzhAsU3WDIeq6sy9Stw8GS3909iOK/jsUqsmWWsBD0AiSd9w6O YgpCgmN5Vz8507EsvLywXFdmN2dtiIV/lVGLyQfhD8jEahJovYCHtdsrmZIpCzlirE0bhBJryk/ Ap1lqCFT72v/qWD53v6ombj7Xa5tNDKlrQhGsjubPoK5aUK2AfUXDlgGHUjFYK4FP4Fcl4Ar1tX LeV+7hyLk0qzLSOjRy+/KfpeIKTqYG7j9CNZugV/NdDgxeqAOcm5xBhwzxwAxEYvFEacrTqw6zD 6i7ztc3YkQ9mFsPo3bsxNUwOQ0pwYpTtd6MiYSBJmm+SPlI4ZVRn+VtQU/fIUQv6kC1QIKQajqe vsiZoVPjJVms9eQezmKqhH/5Ly+XaGbP87XwaT+2Ef7vuIu5X/cydyJI3txkb X-Received: by 2002:a05:6a21:6197:b0:235:e7b6:6a04 with SMTP id adf61e73a8af0-23813c6d6abmr32725204637.24.1753108261015; Mon, 21 Jul 2025 07:31:01 -0700 (PDT) X-Google-Smtp-Source: AGHT+IEfJ82Z7ZMT2wqlnDmQL1Ll4asKY19DVfgK4q1KM0phmb0LBk6pLCfbexRyFKZOsb3xPjwcSQ== X-Received: by 2002:a05:6a21:6197:b0:235:e7b6:6a04 with SMTP id adf61e73a8af0-23813c6d6abmr32725148637.24.1753108260538; Mon, 21 Jul 2025 07:31:00 -0700 (PDT) Received: from hu-pankpati-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-759cb155e1asm5750110b3a.74.2025.07.21.07.30.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 21 Jul 2025 07:31:00 -0700 (PDT) From: Pankaj Patil To: andersson@kernel.org, linus.walleij@linaro.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, quic_rjendra@quicinc.com Cc: linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 1/2] dt-bindings: pinctrl: qcom: Add Glymur pinctrl bindings Date: Mon, 21 Jul 2025 20:00:36 +0530 Message-Id: <20250721143037.20983-2-pankaj.patil@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250721143037.20983-1-pankaj.patil@oss.qualcomm.com> References: <20250721143037.20983-1-pankaj.patil@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-GUID: y1pN-z1fvTMHw0I6z64_zWdGDNmzWsU3 X-Authority-Analysis: v=2.4 cv=SYL3duRu c=1 sm=1 tr=0 ts=687e4f26 cx=c_pps a=rz3CxIlbcmazkYymdCej/Q==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=Wb1JkmetP80A:10 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=u--hiq7dTte3EtGYD-cA:9 a=bFCP_H2QrGi7Okbo017w:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNzIxMDEyOSBTYWx0ZWRfXxnOLwfSogNFd iNgduqeqze5ndswexFO65GmLZWPjXfFyMY5Ei6pr6Dhy/kmW5xeKY5ALLatnexnmFttFteon1wc Kz1zw2rziovdCUuN0kdR7YCQHg/xp/lFNzjIl3WzSDNuaWIpFM+ElQKSa5++G5/B3rPaVkgBxOB R1RXuAz3iuTAyBXn96dW9Z8Ybcdjv+aBQkvjT3gXkxjJuLg3EnBEtMWrxZtQ6mj+J+q2iikx1sv scrDRbC1Tx5Tv4K+RpnzVna6odBPdzMEKI6VRyeKxJk2S8G9iQ6WW40G1fcjhwWrNJOcS4vj4Le FwxThEqLjwIPdYDFf9Wrx2vXX1gFMCpbz8uDIF6f3O1qRqtF7liGSbcrPohNrqBAjZkc6rQA4ui sdPU58nkxY1Ro6QUF2qEZoomcHhmRR7UruHJB3RaCwZX0SpN3dTZNYwN9ntLIV7ovVEtLTEv X-Proofpoint-ORIG-GUID: y1pN-z1fvTMHw0I6z64_zWdGDNmzWsU3 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-07-21_04,2025-07-21_02,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 suspectscore=0 mlxscore=0 bulkscore=0 mlxlogscore=999 lowpriorityscore=0 phishscore=0 malwarescore=0 spamscore=0 clxscore=1015 priorityscore=1501 adultscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2505280000 definitions=main-2507210129 Content-Type: text/plain; charset="utf-8" Add DeviceTree binding for Glymur SoC TLMM block --- Changes in v2: Updated gpio-line-names maxItems to 250 Fixed example node reg property Signed-off-by: Pankaj Patil --- .../bindings/pinctrl/qcom,glymur-tlmm.yaml | 128 ++++++++++++++++++ 1 file changed, 128 insertions(+) create mode 100644 Documentation/devicetree/bindings/pinctrl/qcom,glymur-t= lmm.yaml diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,glymur-tlmm.yam= l b/Documentation/devicetree/bindings/pinctrl/qcom,glymur-tlmm.yaml new file mode 100644 index 000000000000..67c1de62afe2 --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/qcom,glymur-tlmm.yaml @@ -0,0 +1,128 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/qcom,glymur-tlmm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Technologies, Inc. Glymur TLMM block + +maintainers: + - Bjorn Andersson + +description: + Top Level Mode Multiplexer pin controller in Qualcomm Glymur SoC. + +allOf: + - $ref: /schemas/pinctrl/qcom,tlmm-common.yaml# + +properties: + compatible: + const: qcom,glymur-tlmm + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + gpio-reserved-ranges: + minItems: 1 + maxItems: 119 + + gpio-line-names: + maxItems: 250 + +patternProperties: + "-state$": + oneOf: + - $ref: "#/$defs/qcom-glymur-tlmm-state" + - patternProperties: + "-pins$": + $ref: "#/$defs/qcom-glymur-tlmm-state" + additionalProperties: false + +$defs: + qcom-glymur-tlmm-state: + type: object + description: + Pinctrl node's client devices use subnodes for desired pin configura= tion. + Client device subnodes use below standard properties. + $ref: qcom,tlmm-common.yaml#/$defs/qcom-tlmm-state + unevaluatedProperties: false + + properties: + pins: + description: + List of gpio pins affected by the properties specified in this + subnode. + items: + oneOf: + - pattern: "^gpio([0-9]|[1-9][0-9]|1[0-9][0-9]|2[0-4][0-9])$" + - enum: [ ufs_reset, sdc2_clk, sdc2_cmd, sdc2_data ] + minItems: 1 + maxItems: 36 + + function: + description: + Specify the alternative function to be configured for the specif= ied + pins. + enum: [ gpio, RESOUT_GPIO_N, aoss_cti, asc_cci, atest_char, atest_= usb, audio_ext_mclk0, + audio_ext_mclk1, audio_ref_clk, cam_asc_mclk4, cam_mclk, c= ci_async_in, cci_i2c_scl, + cci_i2c_sda, cci_timer, cmu_rng, cri_trng, dbg_out_clk, dd= r_bist_complete, + ddr_bist_fail, ddr_bist_start, ddr_bist_stop, ddr_pxi, edp= 0_hot, edp0_lcd, + edp1_lcd, egpio, eusb0_ac_en, eusb1_ac_en, eusb2_ac_en, eu= sb3_ac_en, eusb5_ac_en, + eusb6_ac_en, gcc_gp1, gcc_gp2, gcc_gp3, host2wlan_sol, i2c= 0_s_scl, i2c0_s_sda, + i2s0_data, i2s0_sck, i2s0_ws, i2s1_data, i2s1_sck, i2s1_ws= , ibi_i3c, jitter_bist, + mdp_vsync_out, mdp_vsync_e, mdp_vsync_p, mdp_vsync_s, pcie= 3a_clk, pcie3a_rst_n, + pcie3b_clk, pcie4_clk_req_n, pcie5_clk_req_n, pcie6_clk_re= q_n, phase_flag, + pll_bist_sync, pll_clk_aux, pmc_oca_n, pmc_uva_n, prng_ros= c, qdss_cti, qdss_gpio, + qspi, qup0_se0, qup0_se1, qup0_se2, qup0_se3_l0, qup0_se3,= qup0_se4, qup0_se5, + qup0_se6, qup0_se7, qup1_se0, qup1_se1, qup1_se2, qup1_se3= , qup1_se4, qup1_se5, + qup1_se6, qup1_se7, qup2_se0, qup2_se1, qup2_se2, qup2_se3= , qup2_se4, qup2_se5, + qup2_se6, qup2_se7, qup3_se0, qup3_se1, sd_write_protect, = sdc4_clk, + sdc4_cmd, sdc4_data, smb_acok_n, sys_throttle, tb_trig_sdc= 2, tb_trig_sdc4, + tmess_prng, tsense_pwm, tsense_therm, usb0_dp, usb0_phy_ps= , usb0_sbrx, usb0_sbtx, + usb0_tmu, usb1_dbg, usb1_dp, usb1_phy_ps, usb1_sbrx, usb1_= sbtx, usb1_tmu, usb2_dp, + usb2_phy_ps, usb2_sbrx, usb2_sbtx, usb2_tmu, vsense_trigge= r_mirnat, wcn_sw, + wcn_sw_ctrl ] + + required: + - pins + +required: + - compatible + - reg + +unevaluatedProperties: false + +examples: + - | + #include + tlmm: pinctrl@f100000 { + compatible =3D "qcom,glymur-tlmm"; + reg =3D <0x0f100000 0xf00000>; + interrupts =3D ; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + gpio-ranges =3D <&tlmm 0 0 249>; + wakeup-parent =3D <&pdc>; + gpio-reserved-ranges =3D <4 4>, <10 2>, <33 3>, <44 4>; + qup_uart21_default: qup-uart21-default-state { + tx-pins { + pins =3D "gpio86"; + function =3D "qup2_se5"; + drive-strength =3D <2>; + bias-disable; + }; + + rx-pins { + pins =3D "gpio87"; + function =3D "qup2_se5"; + drive-strength =3D <2>; + bias-disable; + }; + }; + }; +... --=20 2.34.1