From nobody Mon Oct 6 13:37:46 2025 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 61EB729E109 for ; Mon, 21 Jul 2025 13:15:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753103722; cv=none; b=t2Dzh3ImlKaaaG6qSN/nFG8X2hKUTCJ6Cxf71usTj8MjKjDgFojFZuGa1GoIpOt5HIFCOhs/VLGvXkj2zvcSTiS1c3nzerIMWIfl+t/5TlLPPki0lQIBqoa0u9ofuP4dc3GvmmX5ewsVGYzEOCNn0sy/PFC3A+0jP5csUUIk1zU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753103722; c=relaxed/simple; bh=OLFyRAWYVCojqMOaG4pRHzi1oiXlwO7AEnKO0IReBPE=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=FfgDC1nx1C8C8iqqgpzbepvPRSf9gCTBGE1AY2kSEkYJRKGUp0VYjlfWdjMxzxYdTvpmXUZ5HeHXl9a9G1m5UR3T/dddV5Lz4j56DY2d6JMxXIqcaLt/gwmE63sqNm1Ya7KuuOarjKI++CmkiLrIOwE9VHE2MAhOkn/Kskie1d0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=bgdev.pl; spf=none smtp.mailfrom=bgdev.pl; dkim=pass (2048-bit key) header.d=bgdev-pl.20230601.gappssmtp.com header.i=@bgdev-pl.20230601.gappssmtp.com header.b=YUxC9lvL; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=bgdev.pl Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=bgdev.pl Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=bgdev-pl.20230601.gappssmtp.com header.i=@bgdev-pl.20230601.gappssmtp.com header.b="YUxC9lvL" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-45610582d07so33601555e9.0 for ; Mon, 21 Jul 2025 06:15:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bgdev-pl.20230601.gappssmtp.com; s=20230601; t=1753103719; x=1753708519; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=TODX06Luzw1Bg3HrSiWsMUDdqd0hRUT9XELHjALG528=; b=YUxC9lvL528yD1p5Pehs3jpGldRKS6H6OO97qa24H7c6/fCC0vVMn3Qo97jEqKjCw6 k8peAN+d31+0AblB+GVA/QEgGxgklA2PVGjebCIDZkED/3MLiGwd6sTq0zyMptv3HJwk QKdm9Rht9aZWno6TUp5iGW60gYr+eCUWWxsrPfgGfjMZRM6FCDj5Bdt+bxOo64H7jGLn qfHviwBEg/CrugDUA690oIhwh6Co1HYHt3if/+zaMnNR0SUwy6P/jfHFmMZHK/4kVfAD lOhxRPUEwObLuT4gO+SDBVZ2pTn3eD/zB+b3d8FTkMjGgNx9zbOtBLDjbWnH9V4mvhFz IaIQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1753103719; x=1753708519; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=TODX06Luzw1Bg3HrSiWsMUDdqd0hRUT9XELHjALG528=; b=UHXJOnDgVbD0FgZJ+R2tnL8ArsEGfUVQgXtx1/aedRuoBWpzibMX8wKK7UfLgczSw6 +KrlnBJH/97DXeEdyUqqvvlodM+YMvfW+NAGMCkoCJHgsRYtdEtn9MPJs4l4zgPTckbF X0vLXyEQ2Mt2ZAH3KjWfWxPfUXVr18mT99nsypItjPJkCLqhjpAeNcC2CPgivu9I4gqQ orRx7/1V/wdDcJZiCAynb5vVksTJ5ntM+kHddG39kHGTpRC+jyFluTIP61hhhQBBUVFe KlTG3sUwV7LvVDaExHg0VAJiCF2tuLUmpX4S7yvMqyHZZxku+zDQtcxTV2negebff6Wq Vk3A== X-Forwarded-Encrypted: i=1; AJvYcCWpNVxupRVJdYIHVPeEqsshBvUMLGChxEYJXqa1GQAIPxece1iffXG4UmAovxqhx1nwXnCYM730VSYJs5U=@vger.kernel.org X-Gm-Message-State: AOJu0Yy+tEEYPtR3DxpgXAI7oh8zt5LUlS7y04qRVtyBfOxWDU+C5K77 Sj5SQu1LsIZgkVbx9FKUFFBwZwdUdfEytJD2uN2gGD2zYrgNvxjSfKv0D9AT8E6hTtY= X-Gm-Gg: ASbGncvb5EKENJz/rSjycYDVJcQk/S0iLVO0043YrkW6ZPPRWdNLnbgc4Gq+VhKr4p1 Nu/D0IksoE2uwO5FBivVXsxeY5uU/FJhI1az9InRiiHaBoWnZV2gEN4pJKOM1HE0KQas3MMCOxo hsDZa+0kyrX9l8or5qLYHPTNI9lhQvYtikFe9rAqz4yI08UG8Kzm2Phwip1Y5F2WK7aLMrXglfk NVtjNCkFlhO/jJLWcMrjw8ZLH1Mi/8o5laDKW70+4Ngxo84/+08jqBj4sPraNJ9usnqTTG3BskV sexdcU9npindzCLD8nn9Jjh+r595fqksoy7YnFN2b4RjjaZhvNsgjSSeYk31UkGzzO6Cg/OkNFb lqkebXMYLquxXKQeqI+QFuhs= X-Google-Smtp-Source: AGHT+IE6hSA6IgSYZzhjcHqll782tZfplfgYxnmAitmMV8tqIpsaPAw0Kw0vQ/HRkVaESo1pggEX6Q== X-Received: by 2002:a05:6000:430c:b0:3a4:d939:62f8 with SMTP id ffacd0b85a97d-3b613e984ccmr12169355f8f.32.1753103718407; Mon, 21 Jul 2025 06:15:18 -0700 (PDT) Received: from brgl-uxlite.home ([2a01:cb1d:dc:7e00:a0b1:7516:7c6d:ded5]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4562e818525sm159556685e9.16.2025.07.21.06.15.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 21 Jul 2025 06:15:18 -0700 (PDT) From: Bartosz Golaszewski To: Qiang Zhao , Christophe Leroy , Linus Walleij , Arnd Bergmann Cc: linuxppc-dev@lists.ozlabs.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, Bartosz Golaszewski Subject: [PATCH] soc: fsl: qe: convert set_multiple() to returning an integer Date: Mon, 21 Jul 2025 15:15:11 +0200 Message-ID: <20250721131511.75316-1-brgl@bgdev.pl> X-Mailer: git-send-email 2.48.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Bartosz Golaszewski The conversion to using the new GPIO line setter callbacks missed the set_multiple() in this file. Convert it to using the new callback. Fixes: 52ccf19527fd ("soc: fsl: qe: use new GPIO line value setter callback= s") Signed-off-by: Bartosz Golaszewski --- This is a follow-up to commit 52ccf19527fd ("soc: fsl: qe: use new GPIO line value setter callbacks") in which I did not convert the second GPIO callback. Could you please apply it on top of Christophe's pull-request[1] and queue it for v6.17? [1] https://patchwork.kernel.org/project/linux-soc/patch/c947d537-cae5-44f0= -abd8-0c558bac46d2@csgroup.eu/ drivers/soc/fsl/qe/gpio.c | 8 +++++--- 1 file changed, 5 insertions(+), 3 deletions(-) diff --git a/drivers/soc/fsl/qe/gpio.c b/drivers/soc/fsl/qe/gpio.c index 5391cce4e6ef..710a3a03758b 100644 --- a/drivers/soc/fsl/qe/gpio.c +++ b/drivers/soc/fsl/qe/gpio.c @@ -79,8 +79,8 @@ static int qe_gpio_set(struct gpio_chip *gc, unsigned int= gpio, int val) return 0; } =20 -static void qe_gpio_set_multiple(struct gpio_chip *gc, - unsigned long *mask, unsigned long *bits) +static int qe_gpio_set_multiple(struct gpio_chip *gc, + unsigned long *mask, unsigned long *bits) { struct of_mm_gpio_chip *mm_gc =3D to_of_mm_gpio_chip(gc); struct qe_gpio_chip *qe_gc =3D gpiochip_get_data(gc); @@ -104,6 +104,8 @@ static void qe_gpio_set_multiple(struct gpio_chip *gc, iowrite32be(qe_gc->cpdata, ®s->cpdata); =20 spin_unlock_irqrestore(&qe_gc->lock, flags); + + return 0; } =20 static int qe_gpio_dir_in(struct gpio_chip *gc, unsigned int gpio) @@ -320,7 +322,7 @@ static int __init qe_add_gpiochips(void) gc->direction_output =3D qe_gpio_dir_out; gc->get =3D qe_gpio_get; gc->set_rv =3D qe_gpio_set; - gc->set_multiple =3D qe_gpio_set_multiple; + gc->set_multiple_rv =3D qe_gpio_set_multiple; =20 ret =3D of_mm_gpiochip_add_data(np, mm_gc, qe_gc); if (ret) --=20 2.48.1