From nobody Mon Oct 6 15:21:04 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D45401F1317; Sun, 20 Jul 2025 17:32:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753032757; cv=none; b=KX7NRrrf6blMdxKnmMtjSXQ6VP3H5SmURAFHHj+Sh1uRkxFZIfh279jqnpq71ELYfIbLFvX0/gFtkO4NR2oWvBEvHGMO4uspfDMtQHFV3cvePlDle/n1zMHmYwQ2js3QPmmxJpMZV90qd6iNRyXlQYD/XhOHIxBxk2ZEWgslQ/k= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1753032757; c=relaxed/simple; bh=2rKc+FYrMJt3rpUExE7fnfebOjcXj/0E/mD8b06Lb2k=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=RoZsgOgnQvQTPR+oBt7MQ4yLE3DgSmwMg1qQxrG71qsccbToDqCvLC9Q5rIPXtDwv0V1b7XAfTLarE9t0+s8W3nIXBLyOgjfQ7leGJzCmj/OPmnmKNogvKkN5AGQL7etBgKE/ZNlRh0NEugpaSWKVpgGuYDpb7cjk4/lNMiw3dM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=fHXRbxbv; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="fHXRbxbv" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 56K8uqXY029708; Sun, 20 Jul 2025 17:32:25 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=Rzzumf/IoxX ZtkjKnPu0a8mQNXjSHfPtdOAOw0dBWvs=; b=fHXRbxbv6vnGAIXrtrZjPaBpD+q PI+HWkXE8DM/yu+qGOc1TUyxgp9IB20mros/Tg4POYbIXUMqrgnE0ZL+9NpPuZfp WqmumRnbY8N0aALSWcz8Zllh0vcM0dwCF3V72EUaUANIMTsQkxqFoHi2wXaD9n/h mG0fDiV3qyhVIOUpM1mI2RdO3JjUh/t/RdL9JXzRomoORpGQR033YTND4I8XKH4K 6XidKiBCdl/tUFea3Ircchd2J8UkpaqeBbJgtIDuEeRQ9QB8i3RFO7T5e16F8M6e cLnd3WlCyp3wwMOkSRsPOjz6UdPkaeTH+sy7UJyW53Ned9k3YUFFpoz4/rQ== Received: from apblrppmta01.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.18.19]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48048rtjbg-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Sun, 20 Jul 2025 17:32:24 +0000 (GMT) Received: from pps.filterd (APBLRPPMTA01.qualcomm.com [127.0.0.1]) by APBLRPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTP id 56KHWKhi027047; Sun, 20 Jul 2025 17:32:20 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APBLRPPMTA01.qualcomm.com (PPS) with ESMTPS id 4804ek9a43-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Sun, 20 Jul 2025 17:32:20 +0000 Received: from APBLRPPMTA01.qualcomm.com (APBLRPPMTA01.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 56KHWKOx027032; Sun, 20 Jul 2025 17:32:20 GMT Received: from hu-devc-hyd-u22-c.qualcomm.com (hu-pkumpatl-hyd.qualcomm.com [10.147.245.204]) by APBLRPPMTA01.qualcomm.com (PPS) with ESMTPS id 56KHWIX2027026 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Sun, 20 Jul 2025 17:32:20 +0000 Received: by hu-devc-hyd-u22-c.qualcomm.com (Postfix, from userid 3914174) id 1B0CF5CE; Sun, 20 Jul 2025 23:02:18 +0530 (+0530) From: Prasad Kumpatla To: Bjorn Andersson , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Srinivas Kandagatla , Liam Girdwood , Mark Brown , Konrad Dybcio Cc: cros-qcom-dts-watchers@chromium.org, linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-sound@vger.kernel.org, quic_pkumpatl@quicinc.com, kernel@oss.qualcomm.com, Mohammad Rafi Shaik , Konrad Dybcio Subject: [PATCH v7 4/9] arm64: dts: qcom: sc7280: Add WSA SoundWire and LPASS support Date: Sun, 20 Jul 2025 23:02:10 +0530 Message-Id: <20250720173215.3075576-5-quic_pkumpatl@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250720173215.3075576-1-quic_pkumpatl@quicinc.com> References: <20250720173215.3075576-1-quic_pkumpatl@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNzIwMDE2OCBTYWx0ZWRfXz/QO6viPw3mc Iez21rXwZzMKI6UgFfGwgKrZJOsCXdEE/9w9vMikeZC46NDuR5nQi9Gk7t9e5BQHnBO/3tzVRkL Skr0CsfMiAjf2wNXie5ZUThb1udvgTCMBBMGbcN/SjUvZKbfFNTjqKLSoDZPTZqpsOTgA0B8kdM QBGwBGAUBhKPjMB68fKeJgChjFzVQ/cf2GVkDq2AsEk6HAhgEhBexYGH95ZQwtpFaXTUFagPevL tcsuag3aJwjmOt1LOwQsulYjxfv0ZgUBYxdQnRhSvonHlLeg9eUMJpOOjBKOCad7DZ8qo8oO5Gb zhP5TURLPC2TAWZFLYY6AWTcUkBVzMVf4VknSIS5yihJhd1+L6wu+UF0DNxcYeTvCxnZmuwP6dd hztaecA/uOZxg75ERSUzLS8G3FIJr7bt61TohgM5NOxkGrIrCJYlRZCzZxmZHLiqfNjpcJme X-Proofpoint-ORIG-GUID: VC6AVddIHBgFtoEYR39znHiNLzzPvFG4 X-Proofpoint-GUID: VC6AVddIHBgFtoEYR39znHiNLzzPvFG4 X-Authority-Analysis: v=2.4 cv=OPUn3TaB c=1 sm=1 tr=0 ts=687d2828 cx=c_pps a=Ou0eQOY4+eZoSc0qltEV5Q==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=Wb1JkmetP80A:10 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=U1_cLM93NHZJhQfsSQgA:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-07-20_01,2025-07-17_02,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 clxscore=1015 mlxlogscore=999 lowpriorityscore=0 suspectscore=0 spamscore=0 mlxscore=0 bulkscore=0 priorityscore=1501 phishscore=0 malwarescore=0 impostorscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2505280000 definitions=main-2507200168 Content-Type: text/plain; charset="utf-8" From: Mohammad Rafi Shaik Add WSA LPASS macro Codec along with SoundWire controller. Signed-off-by: Mohammad Rafi Shaik Co-developed-by: Prasad Kumpatla Signed-off-by: Prasad Kumpatla Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/sc7280.dtsi | 77 ++++++++++++++++++++++++++++ 1 file changed, 77 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qco= m/sc7280.dtsi index 81dd1a0b6d42..ff5b3568c39d 100644 --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi @@ -28,6 +28,7 @@ #include #include #include +#include #include #include =20 @@ -2644,6 +2645,66 @@ swr1: soundwire@3230000 { status =3D "disabled"; }; =20 + lpass_wsa_macro: codec@3240000 { + compatible =3D "qcom,sc7280-lpass-wsa-macro"; + reg =3D <0x0 0x03240000 0x0 0x1000>; + + clocks =3D <&lpass_aon LPASS_AON_CC_TX_MCLK_CLK>, + <&lpass_aon LPASS_AON_CC_TX_MCLK_2X_CLK>, + <&q6afecc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6afecc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&lpass_va_macro>; + clock-names =3D "mclk", + "npl", + "macro", + "dcodec", + "fsgen"; + + pinctrl-0 =3D <&lpass_wsa_swr_clk>, <&lpass_wsa_swr_data>; + pinctrl-names =3D "default"; + + #clock-cells =3D <0>; + clock-output-names =3D "mclk"; + #sound-dai-cells =3D <1>; + + status =3D "disabled"; + }; + + swr2: soundwire@3250000 { + compatible =3D "qcom,soundwire-v1.6.0"; + reg =3D <0x0 0x03250000 0x0 0x2000>; + + interrupts =3D ; + clocks =3D <&lpass_wsa_macro>; + clock-names =3D "iface"; + + resets =3D <&lpass_audiocc LPASS_AUDIO_SWR_WSA_CGCR>; + reset-names =3D "swr_audio_cgcr"; + + qcom,din-ports =3D <2>; + qcom,dout-ports =3D <6>; + + qcom,ports-sinterval-low =3D /bits/ 8 <0x07 0x1f 0x3f 0x07 + 0x1f 0x3f 0x0f 0x0f>; + qcom,ports-offset1 =3D /bits/ 8 <0x01 0x02 0x0c 0x06 0x12 0x0d 0x07 0x0= a>; + qcom,ports-offset2 =3D /bits/ 8 <0xff 0x00 0x1f 0xff 0x00 0x1f 0x00 0x0= 0>; + qcom,ports-hstart =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff= >; + qcom,ports-hstop =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff>; + qcom,ports-word-length =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0xff= 0xff>; + qcom,ports-block-pack-mode =3D /bits/ 8 <0xff 0xff 0x01 0xff 0xff 0x01 + 0xff 0xff>; + qcom,ports-block-group-count =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff + 0xff 0xff>; + qcom,ports-lane-control =3D /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff + 0xff 0xff>; + + #address-cells =3D <2>; + #size-cells =3D <0>; + #sound-dai-cells =3D <1>; + + status =3D "disabled"; + }; + lpass_audiocc: clock-controller@3300000 { compatible =3D "qcom,sc7280-lpassaudiocc"; reg =3D <0 0x03300000 0 0x30000>, @@ -2847,6 +2908,22 @@ lpass_tx_swr_data: tx-swr-data-state { pins =3D "gpio1", "gpio2", "gpio14"; function =3D "swr_tx_data"; }; + + lpass_wsa_swr_clk: wsa-swr-clk-state { + pins =3D "gpio10"; + function =3D "wsa_swr_clk"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-disable; + }; + + lpass_wsa_swr_data: wsa-swr-data-state { + pins =3D "gpio11"; + function =3D "wsa_swr_data"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-bus-hold; + }; }; =20 gpu: gpu@3d00000 { --=20 2.34.1