From nobody Tue Oct 7 00:25:09 2025 Received: from PNZPR01CU001.outbound.protection.outlook.com (mail-centralindiaazon11021109.outbound.protection.outlook.com [40.107.51.109]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 92DDD155C88; Wed, 16 Jul 2025 13:45:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.51.109 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1752673515; cv=fail; b=KJQLLxcC0oyf73qAIMc0TqiWzbLe5H+JPaDeCKkyl9kTmiro8A10VbfplAJrlLz8gxxkJRxwaABiyMBMGRj7TP19plcJDAyhem+a6B6LF3i/bat7oH4/hY15Ep23Gt3luYPl+yov2qEaQAHhzrOCX6KxQdVVbAT5lopeHYKGw+Q= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1752673515; c=relaxed/simple; bh=Wm7y8eQfoi0rKJTEUBCfyoj3BL4NQ/rS4g2zUkv3Eek=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: Content-Type:MIME-Version; b=BCAMQbHHFaDtg4VhWOvU4dZ+xXOvax1MjRhahqxUCY9P+twhTjU8Kixbacv9bxgdLldRe436fkMM+B32fF9d36KsFNeGKstVjmlDwuMPlWIjye0JR2J0TQCMigv0jtFpd5dnrTu1mA9H4QrE7i7PFGwIuQSxm6PtRr2Wkzgrf9A= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=siliconsignals.io; spf=fail smtp.mailfrom=siliconsignals.io; arc=fail smtp.client-ip=40.107.51.109 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=siliconsignals.io Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=siliconsignals.io ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=YDunx4IOQGqcGACZWcwctqVwsOmmYr0MzuB+vBXLfrBWKTJIgJhUjyCZILL9Tfp8rOWd+F4ENOnWJsd+OMwB1XTW84IIp3IwTFCgitjHXUUGgb/bkt9BYVI21UM3GWhaoOplxk8wy3XyQkXJ+DjQPq40UALV6zNA7/KqQZxssGf50J0fJRiWg3qxBXDufB+4KnzPbstew2JT/nmVjth2/rjIJz/LZjuccnvO3js9cmOQoYvLuFkwFFIf3T23l1WsDy27UzKmESqzSl4hZFNPPNw/YZgRPzOM7FXMYEf7Xtk01UBNp7YQJtTd4JDqX9Nsnn6RqXkuOQUShE1CypPhqw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=6GFtXoVdkU0/+hryJhC+GAQv7xmBesW8GcdA8gI9u6g=; b=ItJU8PQWyw54pbdnKwZSTXz3MV7lW94HPYQz4gT93o5ATIDZFLcyAaji7If0OAr83xAfk3LzepFG+DLNmfc/aSGEHlTBwKaIeZNXeo9r5I+FmWziMrNKrHLa6adZxg6LjxrTuiiYmRR7G4oVMyHbYMmUBzpmTmoVUQlAQhHfZ42DJqOGtvDso1f3hB1mb8deyrzA8k/swOKeiYRHOcEBj5wW4eHBuaZMCND8xE9v/lb6YoF6/VteOb7HsQdJnPxjj5Yvk9PuijHHtZ6+18nkClwSHkdhxPeXaIFIZPSScAt4dB/xohoGpNTBI6qxAaNs+x9yJONV6TZe2EF77yTG8w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=siliconsignals.io; dmarc=pass action=none header.from=siliconsignals.io; dkim=pass header.d=siliconsignals.io; arc=none Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=siliconsignals.io; Received: from PN3P287MB3519.INDP287.PROD.OUTLOOK.COM (2603:1096:c01:229::21) by MA0P287MB1401.INDP287.PROD.OUTLOOK.COM (2603:1096:a01:fd::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8922.36; Wed, 16 Jul 2025 13:45:09 +0000 Received: from PN3P287MB3519.INDP287.PROD.OUTLOOK.COM ([fe80::5c9a:906e:318b:c418]) by PN3P287MB3519.INDP287.PROD.OUTLOOK.COM ([fe80::5c9a:906e:318b:c418%6]) with mapi id 15.20.8922.028; Wed, 16 Jul 2025 13:45:08 +0000 From: Hardevsinh Palaniya To: sakari.ailus@linux.intel.com, andriy.shevchenko@linux.intel.com, laurent.pinchart@ideasonboard.com, krzk+dt@kernel.org Cc: Himanshu Bhavani , Hardevsinh Palaniya , Mauro Carvalho Chehab , Rob Herring , Conor Dooley , Hans Verkuil , "Bryan O'Donoghue" , =?UTF-8?q?Andr=C3=A9=20Apitzsch?= , Ricardo Ribalda , Heimir Thor Sverrisson , Matthias Fend , Sylvain Petinot , Jingjing Xiong , Benjamin Mugnier , Dongcheng Yan , Arnd Bergmann , Hans de Goede , linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v4 1/2] dt-bindings: media: i2c: Add ov2735 sensor Date: Wed, 16 Jul 2025 19:14:16 +0530 Message-Id: <20250716134426.8348-2-hardevsinh.palaniya@siliconsignals.io> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250716134426.8348-1-hardevsinh.palaniya@siliconsignals.io> References: <20250716134426.8348-1-hardevsinh.palaniya@siliconsignals.io> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: BM1P287CA0012.INDP287.PROD.OUTLOOK.COM (2603:1096:b00:40::35) To PN3P287MB3519.INDP287.PROD.OUTLOOK.COM (2603:1096:c01:229::21) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PN3P287MB3519:EE_|MA0P287MB1401:EE_ X-MS-Office365-Filtering-Correlation-Id: 241ccb57-32b6-452e-4317-08ddc46efa91 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|366016|376014|52116014|7416014|38350700014; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?joJxaUvsMu7a/1lHPOdQc9Vcjh8g6/5N3HuMQaaaA7+LjUphyOf0JxaeO9B2?= =?us-ascii?Q?i2cGWTLCnghU26Xo8E3rx7bEYLjTxmxAbutEa62db1cHOXHzqskUSvmXWbVY?= =?us-ascii?Q?sUXQIXVQmKFR/llPkD9xldHfC5Yf8lPAO67zzvA6X8xguqrF4/RGrCLWSiir?= =?us-ascii?Q?/ndC4v8ZBr3MJi531onWNipBtgiNdvif2oIe88fLGzjxmVfA6UyCMc1Uqyb/?= =?us-ascii?Q?85PmYY6Rey5kuutlAV3++MMZoyEieizIghZ9mAwf66JHkjQXfQHXT/azICQY?= =?us-ascii?Q?cEGqVrOAWFBNJw6Qx6jJgTY4sIsD/CTF4XpFg88ElJzQ7iWhEPVzV6Dd1v4i?= =?us-ascii?Q?64oyGlzJHYJeMK6xvqhqvIJIUqUXdwSaN+uPIkaigkcOgIJCza4QWq/16gAU?= =?us-ascii?Q?2jT8co7/1+TK2au7jtX9Vwx7IwS/HITI6CZINKCH+eOqlAocaN0ew2+658mg?= =?us-ascii?Q?EmPE1HEUzMVzysBJR2/N56K73JdeimdFll0x2ffdHo+zXhhzk/vnjB6uVfVT?= =?us-ascii?Q?Z8rbRDKs3ceGv+uD3jLK0o2h/TrAMiCGCOQgq6xQmnviDyvtLHGzTSdhywlX?= =?us-ascii?Q?aJuIVdNBZw/zh03qCF3RD5WEmLAzivWehcrORw9WInQLrtIYZ5u2629ksPp1?= =?us-ascii?Q?AOU5Wb9e2jtcvUzutzOLRSVKNg5sO6EOPUq9aQWoh5cgHPGgUfPTuq1LIWas?= =?us-ascii?Q?vXo7XQt3Gt5Uf2BZclT7+PkcFRaaQcdVVAbg03oRLh4BNnUpaB2Vxq1j5EML?= =?us-ascii?Q?2ssyJheLuTMWNVbntTxRxMNKX2FYfywkgWvFs2AwjE2tmRclgx+1p0tyRJUF?= =?us-ascii?Q?DdOyrJ+J6Um1RWbvG5Z82GjSzOiUFZqeRjX5pYOKyBYqv0v9cYQ/hAXVPIfV?= =?us-ascii?Q?BYTAy7mQfsGFMNeTIx49NCvRNRM/cd3DXDgsPAvgD5bzC0UAjvqMKbo+owmM?= =?us-ascii?Q?imjq+pIgyZ8sY5ObW0+cYmdBrvfP97dXfoPj+hHlh42zxlEqQh0BayNUHljg?= =?us-ascii?Q?sRPlMHTzHMPvxTN22LvRnRT+E2iGekvgvqP0SLLFiYf+nCSZ8OrrSD7t0UBZ?= =?us-ascii?Q?wtyccjx6+dOPmKjBxBDEGM5FGb0wqdshqtMpf5a163aMM67plxoZ7jHYnS6m?= =?us-ascii?Q?HBNgGBBiIwj/7Xdia3my/XkX+6URQ6kxQdlD/gf6VTMmKNDo310ha8qIyZKw?= =?us-ascii?Q?3fuVcOjCGAySQKho4N+DaG8r8U288NopKg4GoJYpRsBxilz1EtJ1ILyvGpes?= =?us-ascii?Q?KvJStBmo8FBqWh8Wiczu5t6LNHiJElvuWEjrC/hlYN31TNox9Ae9Xz51rfhc?= =?us-ascii?Q?7t+5pbFgsaQwiXEtXy2jWS/aIIKTpojWkbcdTtjDKVTsNAyGepQ9ZSYo6x1X?= =?us-ascii?Q?EemB4y1IJnP3dkfQdWvG6YHr3K1YPhb4uZaMB971HE4W+60RwPi3K7tlK3qu?= =?us-ascii?Q?lUrG8zBuvzc=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PN3P287MB3519.INDP287.PROD.OUTLOOK.COM;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(376014)(52116014)(7416014)(38350700014);DIR:OUT;SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?dtzXCY/ine1Yxf62gTQQ0E5eAWJnSR/bYjq1oJOXdna4WEx6o+YEUhO7oKnb?= =?us-ascii?Q?aVZSVy4HMxS5PkBv8MnqTSH008L2El6ivClkiKWbiFXDWaCQRapXPp8QmVrz?= =?us-ascii?Q?fYxemnQuvrW4JRPR7NE6/NNCWrSQiWmnYRZpnfR5Sb4ChlX0w9lW24p4eFRq?= =?us-ascii?Q?MB7H6QD36WzM3jYJsY9Cxh8Rv3I5hMDsp8R2iLs9NYfEiRiGOlDSTMudB579?= =?us-ascii?Q?1llGtRBtMPc1Vlk2IckqHNCjNB+Di0S/SDMYzvXkK1cDtzoNTMTrD3wLJQ2e?= =?us-ascii?Q?zROWgPjHun7jjzITIkEl8CYEqzU518FrmN2/mzxkc05pN7Xi+gDHETdwy+4H?= =?us-ascii?Q?Nk1AdgLrqom/NLkPVy7ld7v6D6UY3MXoN2QQSoA5enIt/SRv/n7fXvzZplce?= =?us-ascii?Q?RPkZ+mTRzR8HSyBCG1GIO50HcJG/KDlicVXDTIU5DgWe7zH4fRa/vhLtUvGW?= =?us-ascii?Q?IEQ1a5mAPt5A70NJh7OG25xmsZFnY61ietCNwZx2V6igKEr/eiMwGu+CnNyX?= =?us-ascii?Q?cZTpXCgA7c8vpQLaAx9pDgsd6U1RhH54rPqvIByKP9b1k17tPks+wGKwikc1?= =?us-ascii?Q?XXi1aPMhPM01D2BK3o/tTlOwoOmhR/Sem2T9YjWxHgKb4SzZ0XxV4pS426Ic?= =?us-ascii?Q?JgUgROr9URTyT8/JiW5PwN4sRdpjpVdtvWSA8mgxoBZNrMGmmXpb5Qb7p3zq?= =?us-ascii?Q?IVJplQrGB09aJ4ILk2w22tp8xxV58UIVSDnIVCmeqHZES4AsNSdBpHUX8ix+?= =?us-ascii?Q?oMoF1HYKscnHGYpGPAyV6qtnAMK4D4oH8kKfuwARXjluEe+qIObnHWO7tsLL?= =?us-ascii?Q?Dnq9n63TqQkhXH5CplL6DBUEN/2jojyx40/jbiaZKj779jSrJuC+vWh1UT4r?= =?us-ascii?Q?04/K07j4StjeBUFciHIr0zms+OGM7SLK46k7D1aWbodUKWEyxzyxH2MGRxhL?= =?us-ascii?Q?50BhuJDYcisPuXZXSsjwR0Dy9d16lQUXSgKtzPQoryA7imsl3cqKMrwtEi9u?= =?us-ascii?Q?l/WXXjfz4sDSf1nM5dNEWRYnx3yhZwQVqEttlSymVYSaAYye32vNzV2Mrp/t?= =?us-ascii?Q?lvHtakgDWaX4kWDbTWW/4H5mjfA0LNUnGUxNbavjfvYigJeAFGxMbSUYKXJy?= =?us-ascii?Q?z5VSlAu/sMjiOpsWySCNVJ7Hc46I5Jt6RAY3IwZfwuXAZfnnNHK/zxi5gIp+?= =?us-ascii?Q?xkXk7JCQTUe5os2kdOv/SQtWwQQGXXVi57fcI66QAsLqau+rb764itjDxvnc?= =?us-ascii?Q?Fx1/izRVGxmaGigjDX6DVdfbgOi1wOXFi/DOQcMuW/QnG7F+4GQaPtF/xxOz?= =?us-ascii?Q?CERPuvLM2WPLICGxtv2uQ06qLtRreuVgjfFfXtF7kqiUNxOo6A+M2CMqmvx7?= =?us-ascii?Q?Dwk/mK0bgzocH1Sc6kMPZ0QBSuVq76hjodJSSe02140uw5cgsaIEbxmZ+OuE?= =?us-ascii?Q?QKIje9SyDFESdqRqWKBhD+R6ROCK0iKbBpAnZSKtyA53SBmf/7/Nro1Y3JYv?= =?us-ascii?Q?jjj5dnUwDQe1rmjA0LEXD78JqtuDXvVGPSoloBtA55Uip+X2czEqknqLUvPO?= =?us-ascii?Q?tRHCJzp9JavyGrlfP6HbQMq+c271rgA3vP7z6WsbQC16nKlfoojEY/5Rgaki?= =?us-ascii?Q?AJgin5XRP4pviKf6zjRtv7o=3D?= X-OriginatorOrg: siliconsignals.io X-MS-Exchange-CrossTenant-Network-Message-Id: 241ccb57-32b6-452e-4317-08ddc46efa91 X-MS-Exchange-CrossTenant-AuthSource: PN3P287MB3519.INDP287.PROD.OUTLOOK.COM X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 16 Jul 2025 13:45:08.7685 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 7ec5089e-a433-4bd1-a638-82ee62e21d37 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: Lu91XypUuunTf98qSDAPWkhWxiP786y25nodmuv+0t+g78tDLgd5bL+izdpfGcSUbCttv1lNYtL1jYNjCeaB2Xd0aWYLnB2l8B/si8v4PU6fxoW4mculXMA7KXvZyHLO X-MS-Exchange-Transport-CrossTenantHeadersStamped: MA0P287MB1401 Content-Type: text/plain; charset="utf-8" From: Himanshu Bhavani Add bindings for Omnivision OV2735 sensor. Signed-off-by: Himanshu Bhavani Signed-off-by: Hardevsinh Palaniya Reviewed-by: Krzysztof Kozlowski --- .../bindings/media/i2c/ovti,ov2735.yaml | 109 ++++++++++++++++++ 1 file changed, 109 insertions(+) create mode 100644 Documentation/devicetree/bindings/media/i2c/ovti,ov2735= .yaml diff --git a/Documentation/devicetree/bindings/media/i2c/ovti,ov2735.yaml b= /Documentation/devicetree/bindings/media/i2c/ovti,ov2735.yaml new file mode 100644 index 000000000000..9236829cc00d --- /dev/null +++ b/Documentation/devicetree/bindings/media/i2c/ovti,ov2735.yaml @@ -0,0 +1,109 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/media/i2c/ovti,ov2735.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: OmniVision OV2735 Image Sensor + +maintainers: + - Himanshu Bhavani + +description: + The OmniVision OV2735 is a 2MP (1920x1080) color CMOS image sensor contr= olled + through an I2C-compatible SCCB bus. it outputs RAW10 format and uses a 1= /2.7" + optical format. + +properties: + compatible: + const: ovti,ov2735 + + reg: + maxItems: 1 + + clocks: + items: + - description: XVCLK clock + + avdd-supply: + description: Analog Domain Power Supply + + dovdd-supply: + description: I/O Domain Power Supply + + dvdd-supply: + description: Digital Domain Power Supply + + reset-gpios: + maxItems: 1 + description: Reset Pin GPIO Control (active low) + + enable-gpios: + maxItems: 1 + description: + Active-low enable pin. Labeled as 'PWDN' in the datasheet, but acts = as + an enable signal. During power rail ramp-up, the device remains powe= red + down. Once power rails are stable, pulling this pin low powers on the + device. + + port: + description: MIPI CSI-2 transmitter port + $ref: /schemas/graph.yaml#/$defs/port-base + additionalProperties: false + + properties: + endpoint: + $ref: /schemas/media/video-interfaces.yaml# + unevaluatedProperties: false + + properties: + data-lanes: + items: + - const: 1 + - const: 2 + link-frequencies: true + + required: + - data-lanes + - link-frequencies + +required: + - compatible + - reg + - clocks + - avdd-supply + - dovdd-supply + - dvdd-supply + - port + +additionalProperties: false + +examples: + - | + #include + + i2c { + #address-cells =3D <1>; + #size-cells =3D <0>; + + camera-sensor@3c { + compatible =3D "ovti,ov2735"; + reg =3D <0x3c>; + clocks =3D <&ov2735_clk>; + + avdd-supply =3D <&ov2735_avdd>; + dovdd-supply =3D <&ov2735_dovdd>; + dvdd-supply =3D <&ov2735_dvdd>; + + reset-gpios =3D <&gpio1 6 GPIO_ACTIVE_LOW>; + enable-gpios =3D <&gpio2 11 GPIO_ACTIVE_LOW>; + + port { + cam_out: endpoint { + remote-endpoint =3D <&mipi_in_cam>; + data-lanes =3D <1 2>; + link-frequencies =3D /bits/ 64 <420000000>; + }; + }; + }; + }; --=20 2.34.1 From nobody Tue Oct 7 00:25:09 2025 Received: from PNYPR01CU001.outbound.protection.outlook.com (mail-centralindiaazon11020084.outbound.protection.outlook.com [52.101.225.84]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 735DC190472; Wed, 16 Jul 2025 13:45:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.225.84 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1752673534; cv=fail; b=rW8MjAJJsF6v7Vy7/U7U444b/qflU/q3ICBTjiw/hUIMrWKnPQJvYZYLaFz9mGn64V+LmbaHrchOKXNsZ2jb/jyagBCr69jcQh1cBJIGyBfRadtiIRHHp0UEi8rXWfXq0+i880XAdCaMDO1pTgiQp2IcciBJb77Nb8q6+1Vbjg0= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1752673534; c=relaxed/simple; bh=G4A9B8kSRjDSkSv0kxaNs9Vg+GEcZkst4I7gOmk/l6k=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: Content-Type:MIME-Version; b=K/7K8mucgDsOwPc1Sqc5yVuPnk59qG4WzvdsPuoErUUbah5GFYxqrAZ/RMyNfFpPfBJeWeDpuZ6gK1STSKm3ZRks9SXD/a0hf36R4+KYBHuHEgnWO5H4030X264ANiq3KUwHjLVRxIE8j0FbgVQrWZHJ8YBkIuAxlh6EPIOJNeo= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=siliconsignals.io; spf=fail smtp.mailfrom=siliconsignals.io; arc=fail smtp.client-ip=52.101.225.84 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=siliconsignals.io Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=siliconsignals.io ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=tClHZjRZnFf18R7pXMki7SifHK2gtGpEfrvl8mKfbe0riWGB0nw6ejPHmGbYijIZgMkSnFKdeKWqCwPs5CaE+W13hij9XmGLKrFiv2PuxLoHkQiBFxRXGleZoFbC6HEm2CGQuFlM71ejTUSjSw54Pmif7xwAQfn3SG/Hg91GrVpxR9ClC9sZFx1lywVfRxXp+Rrc6QpCtZrE+JIEBMFSdhDl5oOB0dN8kOtqTiCGwWbx+tXQwyBkaGd9jlFy7qOp3SJGhJYzy7slX2+U22suEElWktwsWAmK5QBKJ+f/laaizVZhVLGJaKquAhpRu1dYK24Ae7JwsypW39V6ydVcAA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=BZVmDeqc1GA0/UmOrHRizcmpSe/izw9I1E8NcPQ2SiA=; b=FuU5Pvd1xmk6vadXBAjGs7/97FmMJw1WZAPTGadQ4Kseq7lI8EBP0tjmvYj9bM/qag2ver209IF5aeqwlf2THoDHJDxEES6cLZqR/uDeCd7nLoyfV1IJIU9jM2jPQVaSwul1MP2RfIDHA3dXDfoGLZpRBglfX4gXP8GK94Y/SxV9mXZRh+xdMFCJLu/q/MRjmkaNi/1p3y6DWQtYhyhSluV9Dle+ySMcWOiWamkAmaj34C+QxsCWm1xR5AGdlt/neApJSx6/WaAL/T1vJRH56ZId2Pn7g/RgSepHrmFREzTdqs8d+HhB4FuQtPGKGCZZNObd32N1/IRqpierYF2KjA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=siliconsignals.io; dmarc=pass action=none header.from=siliconsignals.io; dkim=pass header.d=siliconsignals.io; arc=none Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=siliconsignals.io; Received: from PN3P287MB3519.INDP287.PROD.OUTLOOK.COM (2603:1096:c01:229::21) by MA0P287MB1401.INDP287.PROD.OUTLOOK.COM (2603:1096:a01:fd::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8922.36; Wed, 16 Jul 2025 13:45:28 +0000 Received: from PN3P287MB3519.INDP287.PROD.OUTLOOK.COM ([fe80::5c9a:906e:318b:c418]) by PN3P287MB3519.INDP287.PROD.OUTLOOK.COM ([fe80::5c9a:906e:318b:c418%6]) with mapi id 15.20.8922.028; Wed, 16 Jul 2025 13:45:28 +0000 From: Hardevsinh Palaniya To: sakari.ailus@linux.intel.com, andriy.shevchenko@linux.intel.com, laurent.pinchart@ideasonboard.com, krzk+dt@kernel.org Cc: Hardevsinh Palaniya , Himanshu Bhavani , Mauro Carvalho Chehab , Rob Herring , Conor Dooley , Hans Verkuil , Ricardo Ribalda , "Bryan O'Donoghue" , Hans de Goede , =?UTF-8?q?Andr=C3=A9=20Apitzsch?= , Sylvain Petinot , Matthias Fend , Dongcheng Yan , Benjamin Mugnier , Heimir Thor Sverrisson , Jingjing Xiong , Arnd Bergmann , linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v4 2/2] media: i2c: add ov2735 image sensor driver Date: Wed, 16 Jul 2025 19:14:17 +0530 Message-Id: <20250716134426.8348-3-hardevsinh.palaniya@siliconsignals.io> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250716134426.8348-1-hardevsinh.palaniya@siliconsignals.io> References: <20250716134426.8348-1-hardevsinh.palaniya@siliconsignals.io> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: BM1P287CA0012.INDP287.PROD.OUTLOOK.COM (2603:1096:b00:40::35) To PN3P287MB3519.INDP287.PROD.OUTLOOK.COM (2603:1096:c01:229::21) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PN3P287MB3519:EE_|MA0P287MB1401:EE_ X-MS-Office365-Filtering-Correlation-Id: 44236714-9121-49fa-c644-08ddc46f05b7 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|366016|376014|52116014|7416014|38350700014|7053199007; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?iW187c0YTUTKyyibmMXb71bShV3aq4P0b2acq6CVx68ASs1YzLbJ5/OsiOIN?= =?us-ascii?Q?nCqMtyUGnecjBk0WBtzEnIPW3Bi8f0FTUq18BTL5yaTNgT5GlWYa/70JM7js?= =?us-ascii?Q?Wa3YboUDWjuwkW2AkKFI3P6ZFfE/RyFlQVnjoA5TnMGCqNYxNFCEo+anQTRi?= =?us-ascii?Q?qAF3Ol2l5CBj0o6+GhTfZw68mrq7ehqLZjfa/CapK0PxWi/3iC8gdynQOTLj?= =?us-ascii?Q?Z/Tmy/yO8A63Bfr3Ts8d7dk6snu0v3LI00YwECNSUdRM8d0HGA04tUxnWc4o?= =?us-ascii?Q?PSSHWdqg1r7EcKuyxCdTOrN+eJRjqQ0/6h77zBwvgj6EapNzzvmjcSKNHZPG?= =?us-ascii?Q?vALP2Hpfxt9YfjxwS/biF0+j7hrU4fMKwo7Zn7qlJgCIcAOXKovwl5sorSkC?= =?us-ascii?Q?IKQaylyKw3GgR3/VcuQBFrwLmCAu7cx4qY4pNeawARbGvzgdv8rWIcEFnWNg?= =?us-ascii?Q?xI36ptjMYuUFn2m91ujWdL6mDsQukx9b0zkfvaqkYnk9bVcS2YFidXmAlVlp?= =?us-ascii?Q?1pb2z7SBpfAfcd5MJzlDvdDvA55z+DACmfuMIq/0ar7EOLBZKRLSEyQchOp0?= =?us-ascii?Q?8BHhRDieMkLtzYoenvLi7WnxUNY8YhOQdOqXZ1xs/xWrZH7gXmatvJ4V77CK?= =?us-ascii?Q?HZxbHIXEIfJa7GZ9xcpyluxi1YFahdscMms+KmyfL2WHyOLDDrfR7yjgmrk3?= =?us-ascii?Q?ESeEcrUWZiRRC2a41GTUsZS5N8FERfI6lmfw9vHKIEdgWjHW3tO2vZsb6NCX?= =?us-ascii?Q?JejLKdF+dYbZncgMmdrB691lw+LvPaT1yJbVytPvigM7DcQlWzakLbb3t1cJ?= =?us-ascii?Q?8DtB/2/e1Y9o7ohySMBflKRqQ2Ijs1T9P4yyvEPd6K3sT6Kedck0y/6/gRyu?= =?us-ascii?Q?CuudvOkWwK94n4ObCVn0ubv6KRJquyQzkxH0hbtCAFzGnIgjj1yjjLpt+b3G?= =?us-ascii?Q?oGZNh6+WQv+uIAr5wS9UENeG26igWD5hxroSvY5jC7eElqspoiAIwguTUkpS?= =?us-ascii?Q?8mBnDAyC8SdT+ftRli+ZXdZgyrVnes5r/R51kTnDmB6fbG837TH9Xf6JVj69?= =?us-ascii?Q?NFgcFlk2a/od9DvQ9LY1hA20O1tiAUYbc1pOSQV8Mxu66ETlRwaj6GCXp4jD?= =?us-ascii?Q?1zjPriUzw3juzhwGB2+kLeTGBL4oNypEOkzKHtlRoHCwq3eoDUr6gZdZ/ilV?= =?us-ascii?Q?HSBk8QNSXiR1M02In46s3L3XXJ6o22I3Zj0NWtSAMWsDGp9ItK6HLIgVUJfD?= =?us-ascii?Q?OU/tqE4+i6SM/VJ77LCJbVPC7W/TSTcwLfqRA16xhorWnjtdpXHYEq0ebXB2?= =?us-ascii?Q?6VYKC5zpsCUfyIbrQG9HicXg4VNGqIrek0HxuRGWq0X1ie9M2Nz1YFD8NUxs?= =?us-ascii?Q?/Wd7GUQcSHo1ZWkDwjVfugsrSw2L2EgQsznygqDwFsinnlDWukqBgQ+ZVmyn?= =?us-ascii?Q?+2TcDmohG3eC6OH0nScsKFHA7XzTWcpXQFXgcOzl0FLKHai/pgWTng=3D=3D?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PN3P287MB3519.INDP287.PROD.OUTLOOK.COM;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(376014)(52116014)(7416014)(38350700014)(7053199007);DIR:OUT;SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?sjVhBtShCfS/fdyR/Ju6rFF3452djQPTUe83YSzFavfRpSp32Bve7n7O4SP2?= =?us-ascii?Q?/w1PVYx05Eyc5b63ALwl3f+umh9gpoXThZte2IvI/AP9/iVwVPoGxv0nCOSr?= =?us-ascii?Q?de1KtLvky3rZr4gSvRC/RMn+Jpdedo3/JTKwHVtisTEWRWpI8Y1J6rswN6zq?= =?us-ascii?Q?K+YtIlPt9A/Mez7zuagpVmfhs1rHIlUln0u2QS8xFxda5y4HOeq1WryvLDOA?= =?us-ascii?Q?fnqcd4mD6ZA8KGi8OcpCUJHBJ1qLFeJjPsTWd8iIOKLb+b2c35Oeo9fUfYi/?= =?us-ascii?Q?J7CpqHu+z635PN4V8Y68qkBwn7VQmtBrlCgNmiTz1mTAc/X+BZxmF2HxVJdN?= =?us-ascii?Q?5y+JqwrZK6CTOf9uLjDQaHDEBKSPibcRJdqumY/7H3ZPxoIV2M2G7jfUGkMp?= =?us-ascii?Q?IZf2Fw7+fG3xn0r7niv7wMQyAZ7ReufWqg6NU9ywW+sR4zoBEr7ubvEPAbjz?= =?us-ascii?Q?pVOcGCKbnWyyzjt1t5rudEj/n5ju2k6rDGafy7ngryInxoxjCydwNFzZTipq?= =?us-ascii?Q?ZPjcB5FTQphG4Upy/+8/PzkwfSAeeE7WXBlyBHW7oxlovTlvdQP2hLm6FFdG?= =?us-ascii?Q?QZ3irINvpE0IJaVL9veeWSVbCAeUn5XnqNxImArakFaOHpQD6qjy4Hf5NVUZ?= =?us-ascii?Q?tGmICQ5o8i3GiuLT5fcaFZKqGvFpMPeriy0X/nkwkOVC5TBpt8aw/+PgmtfK?= =?us-ascii?Q?ZJybRnOfjSqhh9umwl+XdkQTPLZX6JVv1E5cT4bvnb4EBL9frEdXmvpu7cGg?= =?us-ascii?Q?Gi7nK+a6KP5aaM25wp5IOqeqyU5V5H6gH+Rxb9NmuQ55oleH/orUQhIFut+N?= =?us-ascii?Q?rcYOcX1nzeqQbnYwuDtJCufUX64mVm0typJ4rut/RKXrqfGTZxip3Xm22mca?= =?us-ascii?Q?JeGyzqZ58LTk44xTFWeI6R364GnbJTTpgjJf/bZsOh5JmLX1m+6K66RzSO79?= =?us-ascii?Q?4pvnEHBTr2zhUZuOj3iJtxvwx/cacjuMwnLc88u+7x6D6m0ZsQhnSch/eJAP?= =?us-ascii?Q?5AU7UcSkFKTYMhLnYYmyIfS34xn22UKjZVSvaUQR4sx1zeuZNwGnPBAvaqFT?= =?us-ascii?Q?wgkNk4pPpJSCzx1EwQ1XTHQCDA3RWb65ZqDU1XqAu71qETv04e6+1LYyCRwA?= =?us-ascii?Q?5wJZeQo2Zy8x/XD6XzunKtDwAFtye9++mPrVarN7O7V37gQcxjAwjpQCdFux?= =?us-ascii?Q?oteOjKx4lAmrdHi2Oo64bv4BO57zKUCop2UMJn1Ah0y0XVjXo8u1OooKxyNk?= =?us-ascii?Q?u4NaNdjJzQVLxUoEOk4ezqgaF8o2xJblcbTgyCPERq9eLhZDz1hmkNp1ryjp?= =?us-ascii?Q?O/RtEHQ3PYy5hY8mPnhvnfHKKe5QXe2w9jikXAci7gLmYQ4FdSIRXeR0qDA0?= =?us-ascii?Q?wtS30KEoPK+P0K4OhmQR1j/qcjipcn8+c/oKLcPBbGgxoptYyDaGRZWZU7O8?= =?us-ascii?Q?syneWgj5494JumcBI0Kr4BqqEzgHCduE905jeaNa52Iomerack9Fp2soKhGP?= =?us-ascii?Q?DC+TnXZ4b8r2M0i6SR2dSTKC/Iie2rBCkRHhkJdUBEfzjrb+ZgRbIvOL/3LR?= =?us-ascii?Q?oYREF/09cdNxE32VCgUU85KOHmr4ssyWNkmk3iU/MIfJy2KqZeKgIRJceCFe?= =?us-ascii?Q?TFoesVpCrxBbl4n1ElCXfFQ=3D?= X-OriginatorOrg: siliconsignals.io X-MS-Exchange-CrossTenant-Network-Message-Id: 44236714-9121-49fa-c644-08ddc46f05b7 X-MS-Exchange-CrossTenant-AuthSource: PN3P287MB3519.INDP287.PROD.OUTLOOK.COM X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 16 Jul 2025 13:45:28.0180 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 7ec5089e-a433-4bd1-a638-82ee62e21d37 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: Art10ZKRVRBNCO5KafBoiC6eax2ySxeUOwDf+0df3dAFldVwgE49PYXZg+gF7DoCZyra4r9EzxJX/SpvJCJxG/vo2rhtv4dIfhA+F1exZX1CQAaL/Uu4PzOLCJy3wjlH X-MS-Exchange-Transport-CrossTenantHeadersStamped: MA0P287MB1401 Content-Type: text/plain; charset="utf-8" Add a v4l2 subdevice driver for the Omnivision OV2735 sensor. The Omnivision OV2735 is a 1/2.7-Inch CMOS image sensor with an active array size of 1920 x 1080. The following features are supported: - Manual exposure an gain control support - vblank/hblank control support - Test pattern support control - Supported resolution: 1920 x 1080 @ 30fps (SGRBG10) Co-developed-by: Himanshu Bhavani Signed-off-by: Himanshu Bhavani Signed-off-by: Hardevsinh Palaniya --- MAINTAINERS | 9 + drivers/media/i2c/Kconfig | 10 + drivers/media/i2c/Makefile | 1 + drivers/media/i2c/ov2735.c | 1067 ++++++++++++++++++++++++++++++++++++ 4 files changed, 1087 insertions(+) create mode 100644 drivers/media/i2c/ov2735.c diff --git a/MAINTAINERS b/MAINTAINERS index 92e9d8c7708f..058bbfd9523b 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -18471,6 +18471,15 @@ T: git git://linuxtv.org/media.git F: Documentation/devicetree/bindings/media/i2c/ovti,ov2685.yaml F: drivers/media/i2c/ov2685.c =20 +OMNIVISION OV2735 SENSOR DRIVER +M: Hardevsinh Palaniya +M: Himanshu Bhavani +L: linux-media@vger.kernel.org +S: Maintained +T: git git://linuxtv.org/media.git +F: Documentation/devicetree/bindings/media/i2c/ovti,ov2735.yaml +F: drivers/media/i2c/ov2735.c + OMNIVISION OV2740 SENSOR DRIVER M: Tianshu Qiu R: Sakari Ailus diff --git a/drivers/media/i2c/Kconfig b/drivers/media/i2c/Kconfig index 4b4c199da6ea..9646eab1b177 100644 --- a/drivers/media/i2c/Kconfig +++ b/drivers/media/i2c/Kconfig @@ -446,6 +446,16 @@ config VIDEO_OV2685 To compile this driver as a module, choose M here: the module will be called ov2685. =20 +config VIDEO_OV2735 + tristate "OmniVision OV2735 sensor support" + select V4L2_CCI_I2C + help + This is a Video4Linux2 sensor driver for the Sony + OV2735 camera. + + To compile this driver as a module, choose M here: the + module will be called ov2735. + config VIDEO_OV2740 tristate "OmniVision OV2740 sensor support" depends on ACPI || COMPILE_TEST diff --git a/drivers/media/i2c/Makefile b/drivers/media/i2c/Makefile index 5873d29433ee..1adb27743fa1 100644 --- a/drivers/media/i2c/Makefile +++ b/drivers/media/i2c/Makefile @@ -93,6 +93,7 @@ obj-$(CONFIG_VIDEO_OV2640) +=3D ov2640.o obj-$(CONFIG_VIDEO_OV2659) +=3D ov2659.o obj-$(CONFIG_VIDEO_OV2680) +=3D ov2680.o obj-$(CONFIG_VIDEO_OV2685) +=3D ov2685.o +obj-$(CONFIG_VIDEO_OV2735) +=3D ov2735.o obj-$(CONFIG_VIDEO_OV2740) +=3D ov2740.o obj-$(CONFIG_VIDEO_OV4689) +=3D ov4689.o obj-$(CONFIG_VIDEO_OV5640) +=3D ov5640.o diff --git a/drivers/media/i2c/ov2735.c b/drivers/media/i2c/ov2735.c new file mode 100644 index 000000000000..5107b70fd3c6 --- /dev/null +++ b/drivers/media/i2c/ov2735.c @@ -0,0 +1,1067 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * V4L2 Support for the OV2735 + * + * Copyright (C) 2025 Silicon Signals Pvt. Ltd. + * + * Based on Rockchip ov2735 Camera Driver + * Copyright (C) 2017 Fuzhou Rockchip Electronics Co., Ltd. + * + * Inspired from ov8858, imx219, imx283 camera drivers + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include +#include +#include +#include +#include + +#define OV2735_XCLK_FREQ (24 * HZ_PER_MHZ) + +/* Add page number in CCI private bits [31:28] of the register address */ +#define OV2735_PAGE_REG8(p, x) (((p) << CCI_REG_PRIVATE_SHIFT) | CCI_REG= 8(x)) +#define OV2735_PAGE_REG16(p, x) (((p) << CCI_REG_PRIVATE_SHIFT) | CCI_RE= G16(x)) + +#define OV2735_REG_PAGE_SELECT CCI_REG8(0xfd) + +/* Page 0 */ +#define OV2735_REG_CHIPID OV2735_PAGE_REG16(0x00, 0x02) +#define OV2735_CHIPID 0x2735 + +#define OV2735_REG_SOFT_REST OV2735_PAGE_REG8(0x00, 0x20) + +/* Clock Settings */ +#define OV2735_REG_PLL_CTRL OV2735_PAGE_REG8(0x00, 0x2f) +#define OV2735_REG_PLL_ENABLE 0x7f +#define OV2735_REG_PLL_OUTDIV OV2735_PAGE_REG8(0x00, 0x34) +#define OV2735_REG_CLK_MODE OV2735_PAGE_REG8(0x00, 0x30) +#define OV2735_REG_CLOCK_REG1 OV2735_PAGE_REG8(0x00, 0x33) +#define OV2735_REG_CLOCK_REG2 OV2735_PAGE_REG8(0x00, 0x35) + +/* Page 1 */ +#define OV2735_REG_STREAM_CTRL OV2735_PAGE_REG8(0x01, 0xa0) +#define OV2735_STREAM_ON 0x01 +#define OV2735_STREAM_OFF 0x00 + +#define OV2735_REG_UPDOWN_MIRROR OV2735_PAGE_REG8(0x01, 0x3f) +#define OV2735_REG_BINNING_DAC_CODE_MODE OV2735_PAGE_REG8(0x01, 0x30) +#define OV2735_REG_FRAME_LENGTH OV2735_PAGE_REG16(0x01, 0x0e) +#define OV2735_VTS_MAX 0x0fff +#define OV2735_REG_FRAME_EXP_SEPERATE_EN OV2735_PAGE_REG8(0x01, 0x0d) +#define OV2735_FRAME_EXP_SEPERATE_EN 0x10 +#define OV2735_REG_FRAME_SYNC OV2735_PAGE_REG8(0x01, 0x01) + +#define OV2735_REG_HBLANK OV2735_PAGE_REG16(0x01, 0x09) + +#define OV2735_REG_HS_MIPI OV2735_PAGE_REG8(0x01, 0xb1) +#define OV2735_REG_MIPI_CTRL1 OV2735_PAGE_REG8(0x01, 0x92) +#define OV2735_REG_MIPI_CTRL2 OV2735_PAGE_REG8(0x01, 0x94) +#define OV2735_REG_MIPI_CTRL3 OV2735_PAGE_REG8(0x01, 0xa1) +#define OV2735_REG_MIPI_CTRL4 OV2735_PAGE_REG8(0x01, 0xb2) +#define OV2735_REG_MIPI_CTRL5 OV2735_PAGE_REG8(0x01, 0xb3) +#define OV2735_REG_MIPI_CTRL6 OV2735_PAGE_REG8(0x01, 0xb4) +#define OV2735_REG_MIPI_CTRL7 OV2735_PAGE_REG8(0x01, 0xb5) +#define OV2735_REG_PREPARE OV2735_PAGE_REG8(0x01, 0x95) +#define OV2735_REG_R_HS_ZERO OV2735_PAGE_REG8(0x01, 0x96) +#define OV2735_REG_TRAIL OV2735_PAGE_REG8(0x01, 0x98) +#define OV2735_REG_R_CLK_ZERO OV2735_PAGE_REG8(0x01, 0x9c) +#define OV2735_REG_MIPI_COLOMN_NUMBER OV2735_PAGE_REG16(0x01, 0x8e) +#define OV2735_REG_MIPI_LINE_NUMBER OV2735_PAGE_REG16(0x01, 0x90) + +#define OV2735_REG_ANALOG_CTRL3 OV2735_PAGE_REG8(0x01, 0x25) +#define OV2735_REG_VNCP OV2735_PAGE_REG8(0x01, 0x20) + +/* BLC registers */ +#define OV2735_REG_BLC_GAIN_BLUE OV2735_PAGE_REG8(0x01, 0x86) +#define OV2735_REG_BLC_GAIN_RED OV2735_PAGE_REG8(0x01, 0x87) +#define OV2735_REG_BLC_GAIN_GR OV2735_PAGE_REG8(0x01, 0x88) +#define OV2735_REG_BLC_GAIN_GB OV2735_PAGE_REG8(0x01, 0x89) +#define OV2735_REG_GB_SUBOFFSET OV2735_PAGE_REG8(0x01, 0xf0) +#define OV2735_REG_BLUE_SUBOFFSET OV2735_PAGE_REG8(0x01, 0xf1) +#define OV2735_REG_RED_SUBOFFSET OV2735_PAGE_REG8(0x01, 0xf2) +#define OV2735_REG_GR_SUBOFFSET OV2735_PAGE_REG8(0x01, 0xf3) +#define OV2735_REG_BLC_BPC_TH_P OV2735_PAGE_REG8(0x01, 0xfc) +#define OV2735_REG_BLC_BPC_TH_N OV2735_PAGE_REG8(0x01, 0xfe) + +#define OV2735_REG_TEST_PATTERN OV2735_PAGE_REG8(0x01, 0xb2) +#define OV2735_TEST_PATTERN_ENABLE 0x01 +#define OV2735_TEST_PATTERN_DISABLE 0xfe + +#define OV2735_REG_LONG_EXPOSURE OV2735_PAGE_REG16(0x01, 0x03) +#define OV2735_EXPOSURE_MIN 4 +#define OV2735_EXPOSURE_STEP 1 + +#define OV2735_REG_ANALOG_GAIN OV2735_PAGE_REG8(0x01, 0x2= 4) +#define OV2735_ANALOG_GAIN_MIN 0x10 +#define OV2735_ANALOG_GAIN_MAX 0xff +#define OV2735_ANALOG_GAIN_STEP 1 +#define OV2735_ANALOG_GAIN_DEFAULT 0x10 + +/* Page 2 */ +#define OV2735_REG_V_START OV2735_PAGE_REG16(0x02, 0xa0) +#define OV2735_REG_V_SIZE OV2735_PAGE_REG16(0x02, 0xa2) +#define OV2735_REG_H_START OV2735_PAGE_REG16(0x02, 0xa4) +#define OV2735_REG_H_SIZE OV2735_PAGE_REG16(0x02, 0xa6) + +#define OV2735_LINK_FREQ_420MHZ (420 * HZ_PER_MHZ) +#define OV2735_PIXEL_RATE (168 * HZ_PER_MHZ) + +/* OV2735 native and active pixel array size. */ +static const struct v4l2_rect ov2735_native_area =3D { + .top =3D 0, + .left =3D 0, + .width =3D 1936, + .height =3D 1096, +}; + +static const struct v4l2_rect ov2735_active_area =3D { + .top =3D 8, + .left =3D 8, + .width =3D 1920, + .height =3D 1080, +}; + +static const char * const ov2735_supply_name[] =3D { + "avdd", /* Analog power */ + "dovdd", /* Digital I/O power */ + "dvdd", /* Digital core power */ +}; + +/* PLL_OUT =3D [PLL_IN * (pll_nc +3)] / [(pll_mc + 1) * (pll_outdiv + 1)] = */ +struct ov2735_pll_parameters { + u8 pll_nc; + u8 pll_mc; + u8 pll_outdiv; +}; + +struct ov2735 { + struct device *dev; + struct regmap *cci; + struct v4l2_subdev sd; + struct media_pad pad; + struct i2c_client *client; + struct clk *xclk; + struct gpio_desc *reset_gpio; + struct gpio_desc *enable_gpio; + struct regulator_bulk_data supplies[ARRAY_SIZE(ov2735_supply_name)]; + + /* V4L2 Controls */ + struct v4l2_ctrl_handler handler; + struct v4l2_ctrl *link_freq; + struct v4l2_ctrl *pixel_rate; + struct v4l2_ctrl *hblank; + struct v4l2_ctrl *vblank; + struct v4l2_ctrl *gain; + struct v4l2_ctrl *exposure; + struct v4l2_ctrl *test_pattern; + + u32 link_freq_index; + + u8 current_page; + struct mutex page_lock; +}; + +struct ov2735_mode { + u32 width; + u32 height; + u32 hts_def; + u32 vts_def; + u32 exp_def; + struct v4l2_rect crop; +}; + +static struct cci_reg_sequence ov2735_common_regs[] =3D { + { OV2735_REG_CLK_MODE, 0x15 }, + { OV2735_REG_CLOCK_REG1, 0x01 }, + { OV2735_REG_CLOCK_REG2, 0x20 }, + { OV2735_REG_BINNING_DAC_CODE_MODE, 0x00 }, + { OV2735_PAGE_REG8(0x01, 0xfb), 0x73 }, + { OV2735_REG_FRAME_SYNC, 0x01 }, + + /* Timing ctrl */ + { OV2735_PAGE_REG8(0x01, 0x1a), 0x6b }, + { OV2735_PAGE_REG8(0x01, 0x1c), 0xea }, + { OV2735_PAGE_REG8(0x01, 0x16), 0x0c }, + { OV2735_PAGE_REG8(0x01, 0x21), 0x00 }, + { OV2735_PAGE_REG8(0x01, 0x11), 0x63 }, + { OV2735_PAGE_REG8(0x01, 0x19), 0xc3 }, + + /* Analog ctrl */ + { OV2735_PAGE_REG8(0x01, 0x26), 0x5a }, + { OV2735_PAGE_REG8(0x01, 0x29), 0x01 }, + { OV2735_PAGE_REG8(0x01, 0x33), 0x6f }, + { OV2735_PAGE_REG8(0x01, 0x2a), 0xd2 }, + { OV2735_PAGE_REG8(0x01, 0x2c), 0x40 }, + { OV2735_PAGE_REG8(0x01, 0xd0), 0x02 }, + { OV2735_PAGE_REG8(0x01, 0xd1), 0x01 }, + { OV2735_PAGE_REG8(0x01, 0xd2), 0x20 }, + { OV2735_PAGE_REG8(0x01, 0xd3), 0x04 }, + { OV2735_PAGE_REG8(0x01, 0xd4), 0x2a }, + { OV2735_PAGE_REG8(0x01, 0x50), 0x00 }, + { OV2735_PAGE_REG8(0x01, 0x51), 0x2c }, + { OV2735_PAGE_REG8(0x01, 0x52), 0x29 }, + { OV2735_PAGE_REG8(0x01, 0x53), 0x00 }, + { OV2735_PAGE_REG8(0x01, 0x55), 0x44 }, + { OV2735_PAGE_REG8(0x01, 0x58), 0x29 }, + { OV2735_PAGE_REG8(0x01, 0x5a), 0x00 }, + { OV2735_PAGE_REG8(0x01, 0x5b), 0x00 }, + { OV2735_PAGE_REG8(0x01, 0x5d), 0x00 }, + { OV2735_PAGE_REG8(0x01, 0x64), 0x2f }, + { OV2735_PAGE_REG8(0x01, 0x66), 0x62 }, + { OV2735_PAGE_REG8(0x01, 0x68), 0x5b }, + { OV2735_PAGE_REG8(0x01, 0x75), 0x46 }, + { OV2735_PAGE_REG8(0x01, 0x76), 0x36 }, + { OV2735_PAGE_REG8(0x01, 0x77), 0x4f }, + { OV2735_PAGE_REG8(0x01, 0x78), 0xef }, + { OV2735_PAGE_REG8(0x01, 0x72), 0xcf }, + { OV2735_PAGE_REG8(0x01, 0x73), 0x36 }, + { OV2735_PAGE_REG8(0x01, 0x7d), 0x0d }, + { OV2735_PAGE_REG8(0x01, 0x7e), 0x0d }, + { OV2735_PAGE_REG8(0x01, 0x8a), 0x77 }, + { OV2735_PAGE_REG8(0x01, 0x8b), 0x77 }, + + { OV2735_REG_HS_MIPI, 0x83 }, + { OV2735_REG_MIPI_CTRL5, 0x0b }, + { OV2735_REG_MIPI_CTRL6, 0x14 }, + { OV2735_PAGE_REG8(0x01, 0x9d), 0x40 }, + { OV2735_REG_MIPI_CTRL3, 0x05 }, + { OV2735_REG_MIPI_CTRL2, 0x44 }, + { OV2735_REG_PREPARE, 0x33 }, + { OV2735_REG_R_HS_ZERO, 0x1f }, + { OV2735_REG_TRAIL, 0x45 }, + { OV2735_REG_R_CLK_ZERO, 0x10 }, + { OV2735_REG_MIPI_CTRL7, 0x70 }, + { OV2735_REG_ANALOG_CTRL3, 0xe0 }, + { OV2735_REG_VNCP, 0x7b }, + + /* BLC */ + { OV2735_REG_BLC_GAIN_BLUE, 0x77 }, + { OV2735_REG_BLC_GAIN_GB, 0x77 }, + { OV2735_REG_BLC_GAIN_RED, 0x74 }, + { OV2735_REG_BLC_GAIN_GR, 0x74 }, + { OV2735_REG_BLC_BPC_TH_P, 0xe0 }, + { OV2735_REG_BLC_BPC_TH_N, 0xe0 }, + { OV2735_REG_GB_SUBOFFSET, 0x40 }, + { OV2735_REG_BLUE_SUBOFFSET, 0x40 }, + { OV2735_REG_RED_SUBOFFSET, 0x40 }, + { OV2735_REG_GR_SUBOFFSET, 0x40 }, +}; + +static const struct ov2735_mode supported_modes[] =3D { + { + .width =3D 1920, + .height =3D 1080, + .exp_def =3D 399, + .hts_def =3D 2200, + .vts_def =3D 2545, + .crop =3D { + .top =3D 8, + .left =3D 8, + .width =3D 1920, + .height =3D 1080, + }, + }, +}; + +static const s64 link_freq_menu_items[] =3D { + OV2735_LINK_FREQ_420MHZ, +}; + +struct ov2735_pll_parameters pll_configs[] =3D { + /* For 420MHz pll_configs. */ + { + .pll_nc =3D 4, + .pll_mc =3D 0, + .pll_outdiv =3D 1, + }, +}; + +static const char * const ov2735_test_pattern_menu[] =3D { + "Disabled", + "Vertical Color", +}; + +static int ov2735_page_access(struct ov2735 *ov2735, + u32 reg, void *val, int *err, bool is_read) +{ + u8 page =3D (reg >> CCI_REG_PRIVATE_SHIFT) & 0xff; + u32 addr =3D reg & ~CCI_REG_PRIVATE_MASK; + int ret =3D 0; + + if (err && *err) + return *err; + + mutex_lock(&ov2735->page_lock); + + /* Perform page access before read/write */ + if (ov2735->current_page !=3D page) { + ret =3D cci_write(ov2735->cci, OV2735_REG_PAGE_SELECT, page, &ret); + if (ret) + goto err_mutex_unlock; + ov2735->current_page =3D page; + } + + if (is_read) + ret =3D cci_read(ov2735->cci, addr, (u64 *)val, err); + else + ret =3D cci_write(ov2735->cci, addr, *(u64 *)val, err); + +err_mutex_unlock: + if (ret && err) + *err =3D ret; + + mutex_unlock(&ov2735->page_lock); + return ret; +} + +static int ov2735_read(struct ov2735 *ov2735, u32 reg, u64 *val, int *err) +{ + return ov2735_page_access(ov2735, reg, val, err, true); +} + +static int ov2735_write(struct ov2735 *ov2735, u32 reg, u64 val, int *err) +{ + return ov2735_page_access(ov2735, reg, (void *)&val, err, false); +} + +static int ov2735_multi_reg_write(struct ov2735 *ov2735, + const struct cci_reg_sequence *regs, + unsigned int num_regs, int *err) +{ + unsigned int i; + int ret; + + for (i =3D 0; i < num_regs; i++) { + ret =3D ov2735_write(ov2735, regs[i].reg, regs[i].val, err); + if (ret) + return ret; + } + + return 0; +} + +static inline struct ov2735 *to_ov2735(struct v4l2_subdev *_sd) +{ + return container_of(_sd, struct ov2735, sd); +} + +static int ov2735_enable_test_pattern(struct ov2735 *ov2735, u32 pattern) +{ + int ret; + u64 val; + + ret =3D ov2735_read(ov2735, OV2735_REG_TEST_PATTERN, &val, NULL); + if (ret) + return ret; + + switch (pattern) { + case 0: + val &=3D ~OV2735_TEST_PATTERN_ENABLE; + break; + case 1: + val |=3D OV2735_TEST_PATTERN_ENABLE; + break; + } + + return ov2735_write(ov2735, OV2735_REG_TEST_PATTERN, val, NULL); +} + +static int ov2735_set_ctrl(struct v4l2_ctrl *ctrl) +{ + struct ov2735 *ov2735 =3D container_of(ctrl->handler, struct ov2735, + handler); + struct v4l2_mbus_framefmt *fmt; + struct v4l2_subdev_state *state; + u64 vts; + int ret =3D 0; + + state =3D v4l2_subdev_get_locked_active_state(&ov2735->sd); + fmt =3D v4l2_subdev_state_get_format(state, 0); + + if (ctrl->id =3D=3D V4L2_CID_VBLANK) { + /* Honour the VBLANK limits when setting exposure. */ + s64 max =3D fmt->height + ctrl->val - 4; + + ret =3D __v4l2_ctrl_modify_range(ov2735->exposure, + ov2735->exposure->minimum, max, + ov2735->exposure->step, + ov2735->exposure->default_value); + if (ret) + return ret; + } + + /* + * Applying V4L2 control value only happens + * when power is up for streaming. + */ + if (pm_runtime_get_if_in_use(ov2735->dev) =3D=3D 0) + return 0; + + switch (ctrl->id) { + case V4L2_CID_EXPOSURE: + ov2735_write(ov2735, OV2735_REG_LONG_EXPOSURE, ctrl->val, &ret); + break; + case V4L2_CID_ANALOGUE_GAIN: + ov2735_write(ov2735, OV2735_REG_ANALOG_GAIN, ctrl->val, &ret); + break; + case V4L2_CID_HBLANK: + ov2735_write(ov2735, OV2735_REG_HBLANK, ctrl->val, &ret); + break; + case V4L2_CID_VBLANK: + vts =3D ctrl->val + fmt->height; + ov2735_write(ov2735, OV2735_REG_FRAME_EXP_SEPERATE_EN, + OV2735_FRAME_EXP_SEPERATE_EN, &ret); + ov2735_write(ov2735, OV2735_REG_FRAME_LENGTH, vts, &ret); + break; + case V4L2_CID_TEST_PATTERN: + ret =3D ov2735_enable_test_pattern(ov2735, ctrl->val); + break; + default: + dev_err(ov2735->dev, "ctrl(id:0x%x, val:0x%x) is not handled\n", + ctrl->id, ctrl->val); + break; + } + ov2735_write(ov2735, OV2735_REG_FRAME_SYNC, 0x01, &ret); + + pm_runtime_put(ov2735->dev); + + return ret; +} + +static const struct v4l2_ctrl_ops ov2735_ctrl_ops =3D { + .s_ctrl =3D ov2735_set_ctrl, +}; + +static int ov2735_init_controls(struct ov2735 *ov2735) +{ + struct v4l2_ctrl_handler *ctrl_hdlr; + struct v4l2_fwnode_device_properties props; + const struct ov2735_mode *mode =3D &supported_modes[0]; + u64 hblank_def, vblank_def, exp_max; + int ret; + + ctrl_hdlr =3D &ov2735->handler; + ret =3D v4l2_ctrl_handler_init(ctrl_hdlr, 9); + if (ret) + return ret; + + ov2735->pixel_rate =3D v4l2_ctrl_new_std(ctrl_hdlr, &ov2735_ctrl_ops, + V4L2_CID_PIXEL_RATE, 0, OV2735_PIXEL_RATE, + 1, OV2735_PIXEL_RATE); + + ov2735->link_freq =3D v4l2_ctrl_new_int_menu(ctrl_hdlr, &ov2735_ctrl_ops, + V4L2_CID_LINK_FREQ, + ov2735->link_freq_index, + 0, link_freq_menu_items); + if (ov2735->link_freq) + ov2735->link_freq->flags |=3D V4L2_CTRL_FLAG_READ_ONLY; + + hblank_def =3D mode->hts_def - mode->width; + ov2735->hblank =3D v4l2_ctrl_new_std(ctrl_hdlr, &ov2735_ctrl_ops, V4L2_CI= D_HBLANK, + hblank_def, hblank_def, 1, hblank_def); + + vblank_def =3D mode->vts_def - mode->height; + ov2735->vblank =3D v4l2_ctrl_new_std(ctrl_hdlr, &ov2735_ctrl_ops, + V4L2_CID_VBLANK, vblank_def, + OV2735_VTS_MAX - mode->height, + 1, vblank_def); + + exp_max =3D mode->vts_def - 4; + ov2735->exposure =3D v4l2_ctrl_new_std(ctrl_hdlr, &ov2735_ctrl_ops, + V4L2_CID_EXPOSURE, OV2735_EXPOSURE_MIN, + exp_max, OV2735_EXPOSURE_STEP, mode->exp_def); + + ov2735->gain =3D v4l2_ctrl_new_std(ctrl_hdlr, &ov2735_ctrl_ops, + V4L2_CID_ANALOGUE_GAIN, OV2735_ANALOG_GAIN_MIN, + OV2735_ANALOG_GAIN_MAX, OV2735_ANALOG_GAIN_STEP, + OV2735_ANALOG_GAIN_DEFAULT); + + ov2735->test_pattern =3D v4l2_ctrl_new_std_menu_items(ctrl_hdlr, + &ov2735_ctrl_ops, V4L2_CID_TEST_PATTERN, + ARRAY_SIZE(ov2735_test_pattern_menu) - 1, + 0, 0, ov2735_test_pattern_menu); + if (ctrl_hdlr->error) { + ret =3D ctrl_hdlr->error; + dev_err(ov2735->dev, "control init failed (%d)\n", ret); + goto err_handler_free; + } + + ret =3D v4l2_fwnode_device_parse(ov2735->dev, &props); + if (ret) + goto err_handler_free; + + ret =3D v4l2_ctrl_new_fwnode_properties(ctrl_hdlr, + &ov2735_ctrl_ops, &props); + if (ret) + goto err_handler_free; + + ov2735->sd.ctrl_handler =3D ctrl_hdlr; + + return 0; + +err_handler_free: + v4l2_ctrl_handler_free(ctrl_hdlr); + + return ret; +} + +static int ov2735_set_pll_ctrl(struct ov2735 *ov2735) +{ + struct ov2735_pll_parameters *pll_parameters; + u8 pll_ctrl; + u8 pll_outdiv; + int ret =3D 0; + + pll_parameters =3D &pll_configs[ov2735->link_freq_index]; + + /* BIT[7]: pll_clk_sel, BIT[6:2]: pll_nc, BIT[1:0]: pll_mc */ + pll_ctrl =3D ((pll_parameters->pll_nc << 2) | + (pll_parameters->pll_mc)) & OV2735_REG_PLL_ENABLE; + + pll_outdiv =3D pll_parameters->pll_outdiv; + + ov2735_write(ov2735, OV2735_REG_PLL_CTRL, pll_ctrl, &ret); + ov2735_write(ov2735, OV2735_REG_PLL_OUTDIV, pll_outdiv, &ret); + + return ret; +} + +static int ov2735_set_framefmt(struct ov2735 *ov2735, + struct v4l2_subdev_state *state) +{ + const struct v4l2_mbus_framefmt *format; + const struct v4l2_rect *crop; + int ret =3D 0; + + format =3D v4l2_subdev_state_get_format(state, 0); + crop =3D v4l2_subdev_state_get_crop(state, 0); + + ov2735_write(ov2735, OV2735_REG_V_START, crop->top, &ret); + ov2735_write(ov2735, OV2735_REG_V_SIZE, format->height, &ret); + ov2735_write(ov2735, OV2735_REG_MIPI_LINE_NUMBER, format->height, &ret); + ov2735_write(ov2735, OV2735_REG_H_START, crop->left, &ret); + /* OV2735_REG_H_SIZE: Image half horizontal size */ + ov2735_write(ov2735, OV2735_REG_H_SIZE, (format->width / 2), &ret); + ov2735_write(ov2735, OV2735_REG_MIPI_COLOMN_NUMBER, format->width, &ret); + + return ret; +} + +static int ov2735_enable_streams(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state, u32 pad, + u64 streams_mask) +{ + struct ov2735 *ov2735 =3D to_ov2735(sd); + const struct ov2735_mode *mode; + const struct v4l2_mbus_framefmt *fmt; + int ret; + + fmt =3D v4l2_subdev_state_get_format(state, 0); + mode =3D v4l2_find_nearest_size(supported_modes, + ARRAY_SIZE(supported_modes), + width, height, + fmt->width, fmt->height); + + ret =3D pm_runtime_resume_and_get(ov2735->dev); + if (ret < 0) + return ret; + + /* Apply pll settings. */ + ret =3D ov2735_set_pll_ctrl(ov2735); + if (ret) { + dev_err(ov2735->dev, "failed to set frame format: %d\n", ret); + goto err_rpm_put; + } + + ret =3D ov2735_multi_reg_write(ov2735, ov2735_common_regs, + ARRAY_SIZE(ov2735_common_regs), NULL); + if (ret) { + dev_err(ov2735->dev, "%s failed to send mfg header\n", __func__); + goto err_rpm_put; + } + + /* Apply format settings. */ + ret =3D ov2735_set_framefmt(ov2735, state); + if (ret) { + dev_err(ov2735->dev, "failed to set frame format: %d\n", ret); + goto err_rpm_put; + } + + /* Apply customized values from user */ + ret =3D __v4l2_ctrl_handler_setup(ov2735->sd.ctrl_handler); + if (ret) + goto err_rpm_put; + + /* set stream on register */ + ret =3D ov2735_write(ov2735, OV2735_REG_STREAM_CTRL, OV2735_STREAM_ON, NU= LL); + if (ret) + goto err_rpm_put; + + return 0; + +err_rpm_put: + pm_runtime_put(ov2735->dev); + return ret; +} + +static int ov2735_disable_streams(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state, u32 pad, + u64 streams_mask) +{ + struct ov2735 *ov2735 =3D to_ov2735(sd); + int ret; + + /* set stream off register */ + ret =3D ov2735_write(ov2735, OV2735_REG_STREAM_CTRL, OV2735_STREAM_OFF, N= ULL); + if (ret) + dev_err(ov2735->dev, "%s failed to set stream\n", __func__); + + pm_runtime_put(ov2735->dev); + + return ret; +} + +static int ov2735_get_selection(struct v4l2_subdev *sd, + struct v4l2_subdev_state *sd_state, + struct v4l2_subdev_selection *sel) +{ + switch (sel->target) { + case V4L2_SEL_TGT_CROP: { + sel->r =3D *v4l2_subdev_state_get_crop(sd_state, 0); + return 0; + } + + case V4L2_SEL_TGT_NATIVE_SIZE: + sel->r =3D ov2735_native_area; + return 0; + + case V4L2_SEL_TGT_CROP_DEFAULT: + case V4L2_SEL_TGT_CROP_BOUNDS: + sel->r =3D ov2735_active_area; + return 0; + default: + return -EINVAL; + } +} + +static int ov2735_enum_mbus_code(struct v4l2_subdev *sd, + struct v4l2_subdev_state *sd_state, + struct v4l2_subdev_mbus_code_enum *code) +{ + if (code->index >=3D 0) + return -EINVAL; + + code->code =3D MEDIA_BUS_FMT_SGRBG10_1X10; + + return 0; +} + +static int ov2735_enum_frame_size(struct v4l2_subdev *sd, + struct v4l2_subdev_state *sd_state, + struct v4l2_subdev_frame_size_enum *fse) +{ + u32 code; + + if (fse->index >=3D ARRAY_SIZE(supported_modes)) + return -EINVAL; + + code =3D MEDIA_BUS_FMT_SGRBG10_1X10; + if (fse->code !=3D code) + return -EINVAL; + + fse->min_width =3D supported_modes[fse->index].width; + fse->max_width =3D fse->min_width; + fse->min_height =3D supported_modes[fse->index].height; + fse->max_height =3D fse->min_height; + + return 0; +} + +static void ov2735_set_framing_limits(struct ov2735 *ov2735, + const struct ov2735_mode *mode) +{ + u32 hblank, vblank_def; + + hblank =3D mode->hts_def - mode->width; + __v4l2_ctrl_modify_range(ov2735->hblank, hblank, hblank, 1, hblank); + + vblank_def =3D mode->vts_def - mode->height; + __v4l2_ctrl_modify_range(ov2735->vblank, vblank_def, + OV2735_VTS_MAX - mode->height, 1, vblank_def); +} + +static int ov2735_set_pad_format(struct v4l2_subdev *sd, + struct v4l2_subdev_state *sd_state, + struct v4l2_subdev_format *fmt) +{ + struct v4l2_mbus_framefmt *format; + const struct ov2735_mode *mode; + struct v4l2_rect *crop; + struct ov2735 *ov2735 =3D to_ov2735(sd); + + format =3D v4l2_subdev_state_get_format(sd_state, 0); + + mode =3D v4l2_find_nearest_size(supported_modes, + ARRAY_SIZE(supported_modes), + width, height, + fmt->format.width, fmt->format.height); + + fmt->format.width =3D mode->width; + fmt->format.height =3D mode->height; + fmt->format.field =3D V4L2_FIELD_NONE; + fmt->format.colorspace =3D V4L2_COLORSPACE_RAW; + fmt->format.quantization =3D V4L2_QUANTIZATION_FULL_RANGE; + fmt->format.xfer_func =3D V4L2_XFER_FUNC_NONE; + + if (fmt->which =3D=3D V4L2_SUBDEV_FORMAT_ACTIVE) + ov2735_set_framing_limits(ov2735, mode); + + *format =3D fmt->format; + + /* Initialize crop rectangle */ + crop =3D v4l2_subdev_state_get_crop(sd_state, 0); + *crop =3D mode->crop; + + return 0; +} + +static int ov2735_init_state(struct v4l2_subdev *sd, + struct v4l2_subdev_state *state) +{ + struct v4l2_subdev_format fmt =3D { + .which =3D V4L2_SUBDEV_FORMAT_TRY, + .pad =3D 0, + .format =3D { + .code =3D MEDIA_BUS_FMT_SGRBG10_1X10, + .width =3D supported_modes[0].width, + .height =3D supported_modes[0].height, + }, + }; + + ov2735_set_pad_format(sd, state, &fmt); + + return 0; +} + +static const struct v4l2_subdev_video_ops ov2735_video_ops =3D { + .s_stream =3D v4l2_subdev_s_stream_helper, +}; + +static const struct v4l2_subdev_pad_ops ov2735_pad_ops =3D { + .enum_mbus_code =3D ov2735_enum_mbus_code, + .get_fmt =3D v4l2_subdev_get_fmt, + .set_fmt =3D ov2735_set_pad_format, + .get_selection =3D ov2735_get_selection, + .enum_frame_size =3D ov2735_enum_frame_size, + .enable_streams =3D ov2735_enable_streams, + .disable_streams =3D ov2735_disable_streams, +}; + +static const struct v4l2_subdev_ops ov2735_subdev_ops =3D { + .video =3D &ov2735_video_ops, + .pad =3D &ov2735_pad_ops, +}; + +static const struct v4l2_subdev_internal_ops ov2735_internal_ops =3D { + .init_state =3D ov2735_init_state, +}; + +static int ov2735_power_on(struct device *dev) +{ + struct v4l2_subdev *sd =3D dev_get_drvdata(dev); + struct ov2735 *ov2735 =3D to_ov2735(sd); + int ret; + + gpiod_set_value_cansleep(ov2735->enable_gpio, 0); + /* Ensure device is inactive (PWDN high) before enabling power rails. + * As per datasheet, the PWDN pin (named 'enable_gpio' here) should be + * pulled low only after all power rails are stable. + */ + fsleep(3000); + + ret =3D regulator_bulk_enable(ARRAY_SIZE(ov2735_supply_name), + ov2735->supplies); + if (ret) { + dev_err(ov2735->dev, "failed to enable regulators\n"); + return ret; + } + + gpiod_set_value_cansleep(ov2735->enable_gpio, 1); + /* T4: Delay from PWDN pulling low to RSTB pulling high. */ + fsleep(4000); + + ret =3D clk_prepare_enable(ov2735->xclk); + if (ret) { + dev_err(ov2735->dev, "failed to enable clock\n"); + goto err_regulator_off; + } + + gpiod_set_value_cansleep(ov2735->reset_gpio, 0); + /* T5: Delay from RSTB pulling high to first I2C command. */ + fsleep(5000); + + return 0; + +err_regulator_off: + regulator_bulk_disable(ARRAY_SIZE(ov2735_supply_name), ov2735->supplies); + return ret; +} + +static int ov2735_power_off(struct device *dev) +{ + struct v4l2_subdev *sd =3D dev_get_drvdata(dev); + struct ov2735 *ov2735 =3D to_ov2735(sd); + + gpiod_set_value_cansleep(ov2735->enable_gpio, 0); + clk_disable_unprepare(ov2735->xclk); + gpiod_set_value_cansleep(ov2735->reset_gpio, 1); + regulator_bulk_disable(ARRAY_SIZE(ov2735_supply_name), ov2735->supplies); + + return 0; +} + +static int ov2735_get_regulators(struct ov2735 *ov2735) +{ + unsigned int i; + + for (i =3D 0; i < ARRAY_SIZE(ov2735_supply_name); i++) + ov2735->supplies[i].supply =3D ov2735_supply_name[i]; + + return devm_regulator_bulk_get(ov2735->dev, + ARRAY_SIZE(ov2735_supply_name), + ov2735->supplies); +} + +static int ov2735_identify_module(struct ov2735 *ov2735) +{ + u64 chip_id; + int ret; + + ret =3D ov2735_read(ov2735, OV2735_REG_CHIPID, &chip_id, NULL); + if (ret) + return dev_err_probe(ov2735->dev, ret, "failed to read chip id %x\n", + OV2735_CHIPID); + + if (chip_id !=3D OV2735_CHIPID) + return dev_err_probe(ov2735->dev, -EIO, "chip id mismatch: %x!=3D%llx\n", + OV2735_CHIPID, chip_id); + + return 0; +} + +static int ov2735_parse_endpoint(struct ov2735 *ov2735) +{ + struct fwnode_handle *fwnode; + struct v4l2_fwnode_endpoint bus_cfg =3D { + .bus_type =3D V4L2_MBUS_CSI2_DPHY, + }; + struct fwnode_handle *ep; + unsigned long link_freq_bitmap; + int ret; + + fwnode =3D dev_fwnode(ov2735->dev); + ep =3D fwnode_graph_get_next_endpoint(fwnode, NULL); + if (!ep) + return dev_err_probe(ov2735->dev, + -ENXIO, "Failed to get next endpoint\n"); + + ret =3D v4l2_fwnode_endpoint_alloc_parse(ep, &bus_cfg); + fwnode_handle_put(ep); + if (ret) + return ret; + + if (bus_cfg.bus.mipi_csi2.num_data_lanes !=3D 2) { + ret =3D dev_err_probe(ov2735->dev, + -EINVAL, "only 2 data lanes are supported\n"); + goto error_out; + } + + ret =3D v4l2_link_freq_to_bitmap(ov2735->dev, bus_cfg.link_frequencies, + bus_cfg.nr_of_link_frequencies, + link_freq_menu_items, + ARRAY_SIZE(link_freq_menu_items), + &link_freq_bitmap); + if (ret) { + ret =3D dev_err_probe(ov2735->dev, + -EINVAL, "only 420MHz frequency is available\n"); + goto error_out; + } + + ov2735->link_freq_index =3D __ffs(link_freq_bitmap); + +error_out: + v4l2_fwnode_endpoint_free(&bus_cfg); + + return ret; +}; + +static int ov2735_probe(struct i2c_client *client) +{ + struct ov2735 *ov2735; + unsigned int xclk_freq; + int ret; + + ov2735 =3D devm_kzalloc(&client->dev, sizeof(*ov2735), GFP_KERNEL); + if (!ov2735) + return -ENOMEM; + + ov2735->client =3D client; + ov2735->dev =3D &client->dev; + + v4l2_i2c_subdev_init(&ov2735->sd, client, &ov2735_subdev_ops); + ov2735->sd.internal_ops =3D &ov2735_internal_ops; + + ov2735->cci =3D devm_cci_regmap_init_i2c(client, 8); + if (IS_ERR(ov2735->cci)) + return dev_err_probe(ov2735->dev, PTR_ERR(ov2735->cci), + "failed to initialize CCI\n"); + + /* Set Current page to 0 */ + ov2735->current_page =3D 0; + + ret =3D devm_mutex_init(ov2735->dev, &ov2735->page_lock); + if (ret) + return dev_err_probe(ov2735->dev, ret, + "Failed to initialize lock\n"); + + /* Get system clock (xvclk) */ + ov2735->xclk =3D devm_v4l2_sensor_clk_get(ov2735->dev, NULL); + if (IS_ERR(ov2735->xclk)) + return dev_err_probe(ov2735->dev, PTR_ERR(ov2735->xclk), + "failed to get xclk\n"); + + xclk_freq =3D clk_get_rate(ov2735->xclk); + if (xclk_freq !=3D OV2735_XCLK_FREQ) + return dev_err_probe(ov2735->dev, -EINVAL, + "xclk frequency not supported: %d Hz\n", + xclk_freq); + + ret =3D ov2735_get_regulators(ov2735); + if (ret) + return dev_err_probe(ov2735->dev, ret, "failed to get regulators\n"); + + ret =3D ov2735_parse_endpoint(ov2735); + if (ret) + return dev_err_probe(ov2735->dev, ret, + "failed to parse endpoint configuration\n"); + + ov2735->reset_gpio =3D devm_gpiod_get_optional(ov2735->dev, + "reset", GPIOD_OUT_LOW); + if (IS_ERR(ov2735->reset_gpio)) + return dev_err_probe(ov2735->dev, PTR_ERR(ov2735->reset_gpio), + "failed to get reset GPIO\n"); + + ov2735->enable_gpio =3D devm_gpiod_get_optional(ov2735->dev, + "enable", GPIOD_OUT_LOW); + if (IS_ERR(ov2735->enable_gpio)) + return dev_err_probe(ov2735->dev, PTR_ERR(ov2735->enable_gpio), + "failed to get enable GPIO\n"); + + ret =3D ov2735_power_on(ov2735->dev); + if (ret) + return ret; + + ret =3D ov2735_identify_module(ov2735); + if (ret) + goto error_power_off; + + ret =3D ov2735_init_controls(ov2735); + if (ret) + goto error_power_off; + + /* Initialize subdev */ + ov2735->sd.flags |=3D V4L2_SUBDEV_FL_HAS_DEVNODE; + ov2735->sd.entity.function =3D MEDIA_ENT_F_CAM_SENSOR; + ov2735->pad.flags =3D MEDIA_PAD_FL_SOURCE; + + ret =3D media_entity_pads_init(&ov2735->sd.entity, 1, &ov2735->pad); + if (ret) { + dev_err_probe(ov2735->dev, ret, "failed to init entity pads\n"); + goto error_handler_free; + } + + ov2735->sd.state_lock =3D ov2735->handler.lock; + ret =3D v4l2_subdev_init_finalize(&ov2735->sd); + if (ret) { + dev_err_probe(ov2735->dev, ret, "subdev init error\n"); + goto error_media_entity; + } + + devm_pm_runtime_set_active_enabled(ov2735->dev); + devm_pm_runtime_get_noresume(ov2735->dev); + + ret =3D v4l2_async_register_subdev_sensor(&ov2735->sd); + if (ret) { + dev_err_probe(ov2735->dev, ret, + "failed to register ov2735 sub-device\n"); + goto error_subdev_cleanup; + } + + return 0; + +error_subdev_cleanup: + v4l2_subdev_cleanup(&ov2735->sd); + +error_media_entity: + media_entity_cleanup(&ov2735->sd.entity); + +error_handler_free: + v4l2_ctrl_handler_free(ov2735->sd.ctrl_handler); + +error_power_off: + ov2735_power_off(ov2735->dev); + + return ret; +} + +static void ov2735_remove(struct i2c_client *client) +{ + struct v4l2_subdev *sd =3D i2c_get_clientdata(client); + struct ov2735 *ov2735 =3D to_ov2735(sd); + + v4l2_async_unregister_subdev(sd); + v4l2_subdev_cleanup(&ov2735->sd); + media_entity_cleanup(&sd->entity); + v4l2_ctrl_handler_free(ov2735->sd.ctrl_handler); +} + +static DEFINE_RUNTIME_DEV_PM_OPS(ov2735_pm_ops, + ov2735_power_off, ov2735_power_on, NULL); + +static const struct of_device_id ov2735_id[] =3D { + { .compatible =3D "ovti,ov2735" }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, ov2735_id); + +static struct i2c_driver ov2735_driver =3D { + .driver =3D { + .name =3D "ov2735", + .pm =3D pm_ptr(&ov2735_pm_ops), + .of_match_table =3D ov2735_id, + }, + .probe =3D ov2735_probe, + .remove =3D ov2735_remove, +}; +module_i2c_driver(ov2735_driver); + +MODULE_DESCRIPTION("OV2735 Camera Sensor Driver"); +MODULE_AUTHOR("Hardevsinh Palaniya = "); +MODULE_AUTHOR("Himanshu Bhavani "); +MODULE_LICENSE("GPL"); --=20 2.34.1