From nobody Tue Oct 7 07:06:25 2025 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 47F2924169D for ; Mon, 14 Jul 2025 09:40:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1752486045; cv=none; b=r/uwDwNbWY7uUZS6c/WS/V+BpPWcvZYlHb+qbCeqxfCf+/MinakDDr2XWDWvpg8RQPDnTGKycXhq1/EZfJxRAXyWxoRnFvz5pvZZZMn4DbqgtaWaSu0Favr+brA/fosDvoNlCSnZkhRAwonzmhAzZcmjJ7gHHJngfx1T/6g6qn4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1752486045; c=relaxed/simple; bh=t+PtLLl2csko86gC15MVR5xmoGQ82PGqWDIw44J/F64=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Sn3v6uNwAFPhwxt+96rUnmZ0XYn5D7NKX/Z5PuqiHyUtLnif/N8f3njYnR+XokcAJXLeJ+jWXbJ2nwD9NXdklDVhWfQA4D0pc5uZ0lFDe2/pwJRK3khHBFY0/859lEHdM0Cu2Pi1+yRxnOoyIpBf+DVy4oSYL+m9cz7+HDMX6+Q= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=p2ZLe2nt; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="p2ZLe2nt" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-451dbe494d6so38977025e9.1 for ; Mon, 14 Jul 2025 02:40:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1752486040; x=1753090840; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=lHyo6WbVst+k96hYCCL5FpFG2I13xsshsqklBEvZimA=; b=p2ZLe2nts1BoE6Y0POBTmAxwGFPDUKV2ePwNre6VVaZ2sXHfStPHaOLD0Xg7EewvuP ZjN3HVCOuejaP9etiyUqgupozD28yxrovzUEsFoYJgUjZ/ZSf8QMCGjWA5THcpbDCdXP ScpUxl7wJ5hdZ8KHa7dq2dgvnyWDlYO3X/l/cSwdSI/XtcZR1cTE19BVUPEJ8igHGcgN MOBKL+Tj0LrZeNw1UnXLWrLp8ccS0Gr1WMcgF1nhIuvTkDhqj38mZBJW8XBKpUCFKRgU ExtyE9gdEWYpQfWssRGLpJ6PeMIy2eOHHE2DrqFPRCWXGufcphamcZ54QHsj0T9VBo74 MHxQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1752486040; x=1753090840; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=lHyo6WbVst+k96hYCCL5FpFG2I13xsshsqklBEvZimA=; b=heTxi5QIr7gxFQIblh4+nFNTQnQkB9H3LeaEmdgAerxCQPFYqAPc4jhilFWOKeUDt8 1FftLKHAvaqmlPMeUESc+8tjyVxrxjrOseYQGU1WIye8xzZDwI2FQiFsvEvLxkURLekt t69vukJYSuAvnDK/D9nMRkTa551Fm99MP5xthGCW/Vvhvaih/U1VtFdYozN6KUqRkJsG zyHjudYx7mqL9dx55HAwak5Hkm6zs64yab/FsBHQKmD8e7Sko/OxGB7ds8+sz6R0XLLk +JYamen0eDy8DA2Ur3aDWJ1uH0fAM2JGV6NVJMdfBTsZTyaU0Kz8SIbe5yfYQjUqvkXO 5h+w== X-Forwarded-Encrypted: i=1; AJvYcCXGTiK34XVs75bUGE+thbIqZrRijePjBLWYzyFUJrOJ6XzPR7KKCNuVDlNBXPSLfiGwRUaGVLZzKgLkRRQ=@vger.kernel.org X-Gm-Message-State: AOJu0YxQ4jNWQvcBfV1NxWGbdQja9dKp9lgi25D/iL90By0CE0KYsZ5i d7rMztsvqovWJZh7mQUMAho+VtEfNxekRwd4b95GCsK2vknjpdXDMKEn3FhztmiMZx8= X-Gm-Gg: ASbGncshjatK4xxQ/R1ScAoXfIOawPQWVe31OMPD0znSdmzuINgLeHWs1xUSgyNoPsL xsKmPQ2rrl97tEr87JrIS1qMT082A1WoCn3vn3mhCbHM88VZURoCVm7QNqdgedp/1KquvLTJIsU V6JieS7iT+NT8UdZlOSaosUUF/EpdYnwdj8w0b+L3/185TkJG9C8kCD71BfEudXHvBrdKx3mZXp b/+4qC9lrhKGvRePj2deZ6I9zoSVOZbF/C2hqOSaTKe0TPBV/6+zD8H8c/dv+nYKz4ZQawHAvNs KjGMCc8jffMgk2ILQsId6zmjnq+AJWrP9OOdzREH5um7/Wfekw1B5dfLTfWUu1FZ296UvfxvRn7 a0/3nFNqA X-Google-Smtp-Source: AGHT+IGMTXvhvY8iN6lci20yl+rKURCNv/HNwzYvEck8oYvdUaVh9h9tdTVerIXfkpTkApuHna9q8g== X-Received: by 2002:a05:600c:610:b0:43c:f44c:72a6 with SMTP id 5b1f17b1804b1-455174367demr79853935e9.2.1752486040570; Mon, 14 Jul 2025 02:40:40 -0700 (PDT) Received: from [127.0.1.1] ([2a09:0:1:2::3035]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4561b25a948sm24989035e9.35.2025.07.14.02.40.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 14 Jul 2025 02:40:40 -0700 (PDT) From: Guodong Xu Date: Mon, 14 Jul 2025 17:39:32 +0800 Subject: [PATCH v3 5/8] dmaengine: mmp_pdma: Add SpacemiT K1 PDMA support with 64-bit addressing Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250714-working_dma_0701_v2-v3-5-8b0f5cd71595@riscstar.com> References: <20250714-working_dma_0701_v2-v3-0-8b0f5cd71595@riscstar.com> In-Reply-To: <20250714-working_dma_0701_v2-v3-0-8b0f5cd71595@riscstar.com> To: Vinod Koul , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Yixun Lan , =?utf-8?q?Duje_Mihanovi=C4=87?= , Philipp Zabel , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti Cc: Alex Elder , Vivian Wang , dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, spacemit@lists.linux.dev, Guodong Xu X-Mailer: b4 0.14.2 Add support for SpacemiT K1 PDMA controller which features 64-bit addressing capabilities. The SpacemiT K1 PDMA extends the descriptor format with additional 32-bit words for high address bits, enabling access to memory beyond 4GB boundaries. The new spacemit_k1_pdma_ops provides necessary 64-bit address handling functions and k1 specific controller configurations. Key changes: - Add ARCH_SPACEMIT dependency to Kconfig - Define new high 32-bit address registers (DDADRH, DSADRH, DTADRH) - Add DCSR_LPAEEN bit for Long Physical Address Extension Enable - Implement 64-bit operations for SpacemiT K1 PDMA Signed-off-by: Guodong Xu --- v3: No change. v2: New patch. - Implement 64-bit addrssing support to mmp_pdma - Add support for SpacemiT K1 PDMA - Extend the MMP_PDMA entry in Kconfig to depend on ARCH_SPACEMIT --- drivers/dma/Kconfig | 2 +- drivers/dma/mmp_pdma.c | 81 ++++++++++++++++++++++++++++++++++++++++++++++= ++++ 2 files changed, 82 insertions(+), 1 deletion(-) diff --git a/drivers/dma/Kconfig b/drivers/dma/Kconfig index db87dd2a07f7606e40dc26ea41d26fcdd1fad979..fff70f66c773934efb2fcafdc36= 28ba06c734640 100644 --- a/drivers/dma/Kconfig +++ b/drivers/dma/Kconfig @@ -451,7 +451,7 @@ config MILBEAUT_XDMAC =20 config MMP_PDMA tristate "MMP PDMA support" - depends on ARCH_MMP || ARCH_PXA || COMPILE_TEST + depends on ARCH_MMP || ARCH_PXA || ARCH_SPACEMIT || COMPILE_TEST select DMA_ENGINE help Support the MMP PDMA engine for PXA and MMP platform. diff --git a/drivers/dma/mmp_pdma.c b/drivers/dma/mmp_pdma.c index 610df28f429783779c1c143a13b3a829e42cf003..28c03d05e0b2708fcb8faffeeb9= 7b97ed6fcbdc5 100644 --- a/drivers/dma/mmp_pdma.c +++ b/drivers/dma/mmp_pdma.c @@ -28,6 +28,9 @@ #define DDADR(n) (0x0200 + ((n) << 4)) #define DSADR(n) (0x0204 + ((n) << 4)) #define DTADR(n) (0x0208 + ((n) << 4)) +#define DDADRH(n) (0x0300 + ((n) << 4)) +#define DSADRH(n) (0x0304 + ((n) << 4)) +#define DTADRH(n) (0x0308 + ((n) << 4)) #define DCMD 0x020c =20 #define DCSR_RUN BIT(31) /* Run Bit (read / write) */ @@ -44,6 +47,7 @@ #define DCSR_EORSTOPEN BIT(26) /* STOP on an EOR */ #define DCSR_SETCMPST BIT(25) /* Set Descriptor Compare Status */ #define DCSR_CLRCMPST BIT(24) /* Clear Descriptor Compare Status */ +#define DCSR_LPAEEN BIT(21) /* Long Physical Address Extension Enable */ #define DCSR_CMPST BIT(10) /* The Descriptor Compare Status */ #define DCSR_EORINTR BIT(9) /* The end of Receive */ =20 @@ -76,6 +80,16 @@ struct mmp_pdma_desc_hw { u32 dsadr; /* DSADR value for the current transfer */ u32 dtadr; /* DTADR value for the current transfer */ u32 dcmd; /* DCMD value for the current transfer */ + /* + * The following 32-bit words are only used in the 64-bit, ie. + * LPAE (Long Physical Address Extension) mode. + * They are used to specify the high 32 bits of the descriptor's + * addresses. + */ + u32 ddadrh; /* High 32-bit of DDADR */ + u32 dsadrh; /* High 32-bit of DSADR */ + u32 dtadrh; /* High 32-bit of DTADR */ + u32 rsvd; /* reserved */ } __aligned(32); =20 struct mmp_pdma_desc_sw { @@ -222,6 +236,57 @@ static u64 get_desc_dst_addr_32(const struct mmp_pdma_= desc_hw *desc) return desc->dtadr; } =20 +/* For 64-bit PDMA */ +static void write_next_addr_64(struct mmp_pdma_phy *phy, dma_addr_t addr) +{ + writel(lower_32_bits(addr), phy->base + DDADR(phy->idx)); + writel(upper_32_bits(addr), phy->base + DDADRH(phy->idx)); +} + +static u64 read_src_addr_64(struct mmp_pdma_phy *phy) +{ + u32 low =3D readl(phy->base + DSADR(phy->idx)); + u32 high =3D readl(phy->base + DSADRH(phy->idx)); + + return ((u64)high << 32) | low; +} + +static u64 read_dst_addr_64(struct mmp_pdma_phy *phy) +{ + u32 low =3D readl(phy->base + DTADR(phy->idx)); + u32 high =3D readl(phy->base + DTADRH(phy->idx)); + + return ((u64)high << 32) | low; +} + +static void set_desc_next_addr_64(struct mmp_pdma_desc_hw *desc, dma_addr_= t addr) +{ + desc->ddadr =3D lower_32_bits(addr); + desc->ddadrh =3D upper_32_bits(addr); +} + +static void set_desc_src_addr_64(struct mmp_pdma_desc_hw *desc, dma_addr_t= addr) +{ + desc->dsadr =3D lower_32_bits(addr); + desc->dsadrh =3D upper_32_bits(addr); +} + +static void set_desc_dst_addr_64(struct mmp_pdma_desc_hw *desc, dma_addr_t= addr) +{ + desc->dtadr =3D lower_32_bits(addr); + desc->dtadrh =3D upper_32_bits(addr); +} + +static u64 get_desc_src_addr_64(const struct mmp_pdma_desc_hw *desc) +{ + return ((u64)desc->dsadrh << 32) | desc->dsadr; +} + +static u64 get_desc_dst_addr_64(const struct mmp_pdma_desc_hw *desc) +{ + return ((u64)desc->dtadrh << 32) | desc->dtadr; +} + static int mmp_pdma_config_write(struct dma_chan *dchan, struct dma_slave_config *cfg, enum dma_transfer_direction direction); @@ -1110,10 +1175,26 @@ static const struct mmp_pdma_ops marvell_pdma_v1_op= s =3D { .dma_mask =3D 0, /* let OF/platform set DMA mask */ }; =20 +static const struct mmp_pdma_ops spacemit_k1_pdma_ops =3D { + .write_next_addr =3D write_next_addr_64, + .read_src_addr =3D read_src_addr_64, + .read_dst_addr =3D read_dst_addr_64, + .set_desc_next_addr =3D set_desc_next_addr_64, + .set_desc_src_addr =3D set_desc_src_addr_64, + .set_desc_dst_addr =3D set_desc_dst_addr_64, + .get_desc_src_addr =3D get_desc_src_addr_64, + .get_desc_dst_addr =3D get_desc_dst_addr_64, + .run_bits =3D (DCSR_RUN | DCSR_LPAEEN), + .dma_mask =3D DMA_BIT_MASK(64), /* force 64-bit DMA addr capability */ +}; + static const struct of_device_id mmp_pdma_dt_ids[] =3D { { .compatible =3D "marvell,pdma-1.0", .data =3D &marvell_pdma_v1_ops + }, { + .compatible =3D "spacemit,k1-pdma", + .data =3D &spacemit_k1_pdma_ops }, { /* sentinel */ } --=20 2.43.0