From nobody Tue Oct 7 15:57:26 2025 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6EF5828C2D7 for ; Wed, 9 Jul 2025 10:09:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1752055801; cv=none; b=aiN3Xt213jfA8SGds5934soHS4KQh1L4yOkGd/oF7n0vikRfg8HJhYV3Geq10bmlr5r5Yahh4igkRYzYMNqPmc+qthjIf0QXVBhGlqj7CMtpqmAiN3GhonrlBeY4u5yjwFkhGtr7gmN43hNxYd+2Vwe581vp+eoQMVLiVmNHwVs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1752055801; c=relaxed/simple; bh=kEp8ajy62MZOHSH4vdUAvdUYasBeiMz2bnbhckb03PQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=iFRJg9AAFdqxDFhauMKkERVywmObeYnX7je67My0VXZ5gg1aHnPG4WxGb8hoLiB/NxgNu2n2fBNLWLK2Ky3Z5S/jIDUGaNbd/H1hfhRxeu7gVV5hFVswO1jdsTLIp+qWL8xYTlpWRgj50aulIrnLXyH2L/ATmNVuH/7pCwx6KVo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=tGuV/SXl; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="tGuV/SXl" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-4530921461aso38785865e9.0 for ; Wed, 09 Jul 2025 03:09:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1752055796; x=1752660596; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=FLhy8LF1T3t5VE0CX6s+bDnMumndzyjwTeUrHHk11bo=; b=tGuV/SXlVlEMB7kKnJzKwc3WYQOvXwnxmg8W2K73YSpVCxBjvcaMSZBFpc19ZxdXB9 eNeGtMyhWfRt6modxcc4evTcTuta9XK/IsT5xQA05fOigaP82x1TX9JF/RyHxu7ISlwf kovU5foBkJUpYhHHYnl59WxaVVAeJUK9nfFC4+LBnotaIH6kOcIKGSzzwBMe8l2wjgsf +0PlsiqJ6j6/71ycIg6D4d6uyq9LZkUdtga/WUI61KEqpTAmbFMVaPpC48LD292UdLLE Xyrp32KbwGnLPPduEfwj8+jCXZffJTYV6PPubzWLEYASundrSDmiCTb9KlUV5rMbHOOh RLnw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1752055796; x=1752660596; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=FLhy8LF1T3t5VE0CX6s+bDnMumndzyjwTeUrHHk11bo=; b=sX09JxvzpYR7Y1EAfobNTvyzWkHPKkeAcAsAlnXEu6BccCHjhKt3dyGSewf3uOKaQK X9OA6e+ggYP77cwOXLDqT7lvl8ELj/Z+SD3Sj4agRNkNpOasDs2t7UFHOY7rbovrynQQ Q/vGCUMJhrSbX3KK9ZVv/TBULPCEoeKaPpb7ydlqUGT5ZDrsiHIR7Vpkck8Em8sGwCis CsJ4ZeA0DU50t0cPWyQ2A8v638sHSI/9lC1R6adRKgBo2kUIl8nkXIXLzHJYvXIB3J9I +G3lv7OiGv12HutLJlHKLLEf+52QBxjIfwU7oYMR2xuyCnLT62MuSYfDk9KHnueSOfQT Qluw== X-Forwarded-Encrypted: i=1; AJvYcCUP65s1sECgZ0l1gnSJAECCwOTcuACFGNDZLseAnsKQxohZ+k3CM/nDT8J1s/Ua+N9em9Eik9vOqtCtnSI=@vger.kernel.org X-Gm-Message-State: AOJu0Yxy6BTYCbciXg8aCNN5RfLndxmE/fnMyrlNnjJ0DhJLmOmNeaP3 5AWSxoBS3pUxNAeDdpUJwmQjiAmSAeY+pYERHE8voYzKVIL36uP1maAW0T4DNw7kow4= X-Gm-Gg: ASbGncvkf8M3QsKGV55GBaiGupmah27zSKGEqyjgvXtFasa13CDUpC4h9G8tKqAKjsC HPzCyqOueba+hQsffC2qHmicsCIG8xgf/Lw9O1b7UTi+9puu3Z+1b1J6Obnz0BI5sUx66dZY1Q/ 9GzEfXn7WLGa2nKz+2rxUROJfSFmykX1GbCj7CsB9Cn9VY2VVR+fcAS6TXMKNlnxCe6/XVWNnV5 srysvtGZnyZzUI65F0wXgJl6W7H7vFYrDtut6PJ1AHdcmGxnehHHYnSDF8NrPUBE7Tm1ja8CN6F oULU8RxBxyDtQIN+nc4hY4gANjGBlgn7oCcQFPeu+/IeC1XNZGh5nQJV07zPYwqyTEUIUBZ58pU hxA== X-Google-Smtp-Source: AGHT+IF2k3MuNyMIclFNnkmRXnyOQl1bokRyuIriXi7yVmy9QjQfQRXhFOeP4vV1kIll5IG5M3PkXQ== X-Received: by 2002:a05:600c:4f95:b0:442:f482:c432 with SMTP id 5b1f17b1804b1-454d536c70emr20256535e9.18.1752055795625; Wed, 09 Jul 2025 03:09:55 -0700 (PDT) Received: from [127.0.0.2] ([2a02:2454:ff21:ef41:d3be:a88a:dbb9:f905]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-454d5032997sm18342105e9.7.2025.07.09.03.09.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 09 Jul 2025 03:09:55 -0700 (PDT) From: Stephan Gerhold Date: Wed, 09 Jul 2025 12:08:58 +0200 Subject: [PATCH v2 6/6] arm64: dts: qcom: x1e80100: Add videocc Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250709-x1e-videocc-v2-6-ad1acf5674b4@linaro.org> References: <20250709-x1e-videocc-v2-0-ad1acf5674b4@linaro.org> In-Reply-To: <20250709-x1e-videocc-v2-0-ad1acf5674b4@linaro.org> To: Bjorn Andersson Cc: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Taniya Das , Jagadeesh Kona , Konrad Dybcio , Abel Vesa , Johan Hovold , Bryan O'Donoghue , Stefan Schmidt , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.14.2 Add the video clock controller for X1E80100, similar to sm8550.dtsi. It provides the needed clocks/power domains for the iris video codec. Reviewed-by: Bryan O'Donoghue Signed-off-by: Stephan Gerhold --- arch/arm64/boot/dts/qcom/x1e80100.dtsi | 15 +++++++++++++++ 1 file changed, 15 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1e80100.dtsi b/arch/arm64/boot/dts/q= com/x1e80100.dtsi index a9a7bb676c6f8ac48a2e443d28efdc8c9b5e52c0..92f53bf13cfc42268a165dc9697= e5fa062e35742 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e80100.dtsi @@ -5,6 +5,7 @@ =20 #include #include +#include #include #include #include @@ -5171,6 +5172,20 @@ usb_1_ss1_dwc3_ss: endpoint { }; }; =20 + videocc: clock-controller@aaf0000 { + compatible =3D "qcom,x1e80100-videocc"; + reg =3D <0 0x0aaf0000 0 0x10000>; + clocks =3D <&bi_tcxo_div2>, + <&gcc GCC_VIDEO_AHB_CLK>; + power-domains =3D <&rpmhpd RPMHPD_MMCX>, + <&rpmhpd RPMHPD_MXC>; + required-opps =3D <&rpmhpd_opp_low_svs>, + <&rpmhpd_opp_low_svs>; + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + mdss: display-subsystem@ae00000 { compatible =3D "qcom,x1e80100-mdss"; reg =3D <0 0x0ae00000 0 0x1000>; --=20 2.49.0