From nobody Tue Oct 7 17:44:16 2025 Received: from fllvem-ot04.ext.ti.com (fllvem-ot04.ext.ti.com [198.47.19.246]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EF2F62BE038; Tue, 8 Jul 2025 08:43:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.246 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751964196; cv=none; b=uTMeinc4fEBtIjAG2fNX/JVBqrr2Kk6ZtutYSyL/RVQaySiRB1quGSFdQjHAS238Hz3ATcd3LxOfLbA8ZJiEvhsGtdubZ2U9AjwCoUhozd9tkrQQvrs3s5v6/ZUuewjupqp7e7bUja1kid4/qBULCGjFVrCTCRA+Lt/o7aY/0Fo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751964196; c=relaxed/simple; bh=USHzvjQLjuliLOyj5WuDHkEPrIamnlob3NFVy/g8z8s=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=mvYA8x3A4UF3ajh1aY4r+9gfVo+jfHTOVlSf9ywBTRvra7sRZrwSWDfSmbpgb3nVTBjPKm0fEzHAY7XwBuSupeMLW+d4QwEOiz1BAuGOfTi3yeRkZQrLZ5D4Z7r5FafvuPwSipYC6LYY/YFHLeWVfDCPXwhcIAn7L33t0IrZqwA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=ZnzshLQi; arc=none smtp.client-ip=198.47.19.246 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="ZnzshLQi" Received: from lelvem-sh02.itg.ti.com ([10.180.78.226]) by fllvem-ot04.ext.ti.com (8.15.2/8.15.2) with ESMTP id 5688h6WV1127907; Tue, 8 Jul 2025 03:43:06 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1751964186; bh=3/pGmmdajVxNwT5tDRcZXsQU6jBB855KwO+eJ6aQvBA=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=ZnzshLQiqsrNfdCrVOlkDsQPtZDQB+vonh2jfXVXDs16I9aMFsLZk6ZqycHkKbM5k I+3D1jOy8xemDV/oIF9ZmYXP/eVQpgDA1ZrqUsXRJBVNN+Ror+Y7rRHii3wiIZxZ4L SlMq77o2053YNlKXmNWV7uvM2r1RzKRiWnAKRG0I= Received: from DLEE115.ent.ti.com (dlee115.ent.ti.com [157.170.170.26]) by lelvem-sh02.itg.ti.com (8.18.1/8.18.1) with ESMTPS id 5688h6dT2215240 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA256 bits=128 verify=FAIL); Tue, 8 Jul 2025 03:43:06 -0500 Received: from DLEE105.ent.ti.com (157.170.170.35) by DLEE115.ent.ti.com (157.170.170.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.55; Tue, 8 Jul 2025 03:43:06 -0500 Received: from lelvem-mr05.itg.ti.com (10.180.75.9) by DLEE105.ent.ti.com (157.170.170.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.55 via Frontend Transport; Tue, 8 Jul 2025 03:43:06 -0500 Received: from localhost (chintan-thinkstation-p360-tower.dhcp.ti.com [172.24.227.220]) by lelvem-mr05.itg.ti.com (8.18.1/8.18.1) with ESMTP id 5688h5Kh1768158; Tue, 8 Jul 2025 03:43:06 -0500 From: Chintan Vankar To: Conor Dooley , Krzysztof Kozlowski , Rob Herring , Tero Kristo , Vignesh Raghavendra , Nishanth Menon , CC: , , , Subject: [PATCH v5 1/4] arm64: dts: ti: k3-am68-sk-base-board: Add bootph-all property to enable Ethernet boot Date: Tue, 8 Jul 2025 14:12:49 +0530 Message-ID: <20250708084252.1028191-2-c-vankar@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250708084252.1028191-1-c-vankar@ti.com> References: <20250708084252.1028191-1-c-vankar@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea Content-Type: text/plain; charset="utf-8" Ethernet boot requires CPSW nodes to be present starting from R5 SPL stage. Add bootph-all property to required nodes to enable Ethernet boot on SK-AM68. Reviewed-by: Siddharth Vadapalli Signed-off-by: Chintan Vankar --- Changes from v4 to v5: - No changes. Link to v4: https://lore.kernel.org/r/20250429072644.2400295-1-c-vankar@ti.com/ arch/arm64/boot/dts/ti/k3-am68-sk-base-board.dts | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am68-sk-base-board.dts b/arch/arm64/= boot/dts/ti/k3-am68-sk-base-board.dts index 5fa70a874d7b..e84c504c87d2 100644 --- a/arch/arm64/boot/dts/ti/k3-am68-sk-base-board.dts +++ b/arch/arm64/boot/dts/ti/k3-am68-sk-base-board.dts @@ -344,6 +344,7 @@ J721S2_WKUP_IOPAD(0x008, PIN_OUTPUT, 0) /* (E22) MCU_RG= MII1_TD3 */ J721S2_WKUP_IOPAD(0x018, PIN_OUTPUT, 0) /* (F21) MCU_RGMII1_TXC */ J721S2_WKUP_IOPAD(0x000, PIN_OUTPUT, 0) /* (F22) MCU_RGMII1_TX_CTL */ >; + bootph-all; }; =20 mcu_mdio_pins_default: mcu-mdio-default-pins { @@ -351,6 +352,7 @@ mcu_mdio_pins_default: mcu-mdio-default-pins { J721S2_WKUP_IOPAD(0x034, PIN_OUTPUT, 0) /* (A21) MCU_MDIO0_MDC */ J721S2_WKUP_IOPAD(0x030, PIN_INPUT, 0) /* (A22) MCU_MDIO0_MDIO */ >; + bootph-all; }; =20 mcu_mcan0_pins_default: mcu-mcan0-default-pins { @@ -412,6 +414,14 @@ J721S2_WKUP_IOPAD(0x000, PIN_INPUT, 7) /* (K26) WKUP_G= PIO0_49 */ }; }; =20 +&cpsw_mac_syscon { + bootph-all; +}; + +&phy_gmii_sel { + bootph-all; +}; + &main_gpio0 { status =3D "okay"; pinctrl-names =3D "default"; @@ -626,6 +636,7 @@ &mcu_cpsw { &davinci_mdio { phy0: ethernet-phy@0 { reg =3D <0>; + bootph-all; ti,rx-internal-delay =3D ; ti,fifo-depth =3D ; ti,min-output-impedance; @@ -635,6 +646,7 @@ phy0: ethernet-phy@0 { &cpsw_port1 { phy-mode =3D "rgmii-rxid"; phy-handle =3D <&phy0>; + bootph-all; }; =20 &mcu_mcan0 { --=20 2.34.1 From nobody Tue Oct 7 17:44:16 2025 Received: from lelvem-ot02.ext.ti.com (lelvem-ot02.ext.ti.com [198.47.23.235]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9FFA1220F3F; Tue, 8 Jul 2025 08:43:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.235 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751964196; cv=none; b=RjkRrw8M4OY1SzcwwOzQSAk42GQv3sKmlbqA012RI/eM85XDCeSNlrV6loJIc3zVyOuzHeB+Xho2iqUWJSFTPYB62r9SHUwcTXkLuAQBJVmiBsJl8KYaIL6OJiGR58hGTaPzptTKaORJtDUywd6y0PwH9x3/02YaGHaPZd5FscY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751964196; c=relaxed/simple; bh=5YDH1141umgB4N/RjMjRIMHOMnox94txJ12BSfHAnCw=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=FNNSkkM8qCRTm/7H9pvbug2MpmsR1V+MZ/N7FzJg7C93u6sE4sUKOA96FD066IXJQ+OfJFXoDnypAtkP5jNa+F96GgOICwjKhSwIn1SX3B2UDADivctBdcn0J/qi9/dfwEqeeYZZsPrh/xUENBIxM7o7e7EEbwKLBDh04wTz5uY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=r1h2RNfA; arc=none smtp.client-ip=198.47.23.235 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="r1h2RNfA" Received: from fllvem-sh04.itg.ti.com ([10.64.41.54]) by lelvem-ot02.ext.ti.com (8.15.2/8.15.2) with ESMTP id 5688h8tI1106667; Tue, 8 Jul 2025 03:43:08 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1751964188; bh=FHoskmb3DJi/U+ZNZVaudRs269s2afu05qdvCXbp/98=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=r1h2RNfAF3W+Ma8ZSvs0rYCduqebd6AnNa+OCgQAadtdGwteQ+/JcCsPIQEphdTYf dQxnFmkQlCH/dRlEUxZXvxrOsbz+A2/KP3ZckbkYIWfDrNdQ4Y0rE+q2dUQnbQlAuS dGzZfBOttSZ6t2ekL/i5tDQLl6A1JtRM2d4B+pfc= Received: from DLEE109.ent.ti.com (dlee109.ent.ti.com [157.170.170.41]) by fllvem-sh04.itg.ti.com (8.18.1/8.18.1) with ESMTPS id 5688h87g1287333 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA256 bits=128 verify=FAIL); Tue, 8 Jul 2025 03:43:08 -0500 Received: from DLEE104.ent.ti.com (157.170.170.34) by DLEE109.ent.ti.com (157.170.170.41) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.55; Tue, 8 Jul 2025 03:43:07 -0500 Received: from lelvem-mr05.itg.ti.com (10.180.75.9) by DLEE104.ent.ti.com (157.170.170.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.55 via Frontend Transport; Tue, 8 Jul 2025 03:43:07 -0500 Received: from localhost (chintan-thinkstation-p360-tower.dhcp.ti.com [172.24.227.220]) by lelvem-mr05.itg.ti.com (8.18.1/8.18.1) with ESMTP id 5688h7T01768216; Tue, 8 Jul 2025 03:43:07 -0500 From: Chintan Vankar To: Conor Dooley , Krzysztof Kozlowski , Rob Herring , Tero Kristo , Vignesh Raghavendra , Nishanth Menon , CC: , , , , Roger Quadros Subject: [PATCH v5 2/4] arm64: dts: ti: k3-am62p5-sk: Add bootph-all property to enable Ethernet boot Date: Tue, 8 Jul 2025 14:12:50 +0530 Message-ID: <20250708084252.1028191-3-c-vankar@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250708084252.1028191-1-c-vankar@ti.com> References: <20250708084252.1028191-1-c-vankar@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea Content-Type: text/plain; charset="utf-8" Ethernet boot requires CPSW nodes to be present starting from R5 SPL stage. Add bootph-all property to required nodes to enable Ethernet boot for AM62P5-SK. Reviewed-by: Roger Quadros Signed-off-by: Chintan Vankar --- Changes from v4 to v5: - Split [PATCH v4 2/2] to [PATCH v5 2/4] and [PATCH v5 3/4]. - Added properties to board specific files. Link to v4: https://lore.kernel.org/r/20250429072644.2400295-3-c-vankar@ti.com/ arch/arm64/boot/dts/ti/k3-am62p5-sk.dts | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts b/arch/arm64/boot/dts/= ti/k3-am62p5-sk.dts index 83c37de7d338..58be0f5d8702 100644 --- a/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts @@ -214,6 +214,10 @@ sound_master: simple-audio-card,codec { }; }; =20 +&phy_gmii_sel { + bootph-all; +}; + &main_gpio0 { bootph-all; }; @@ -267,6 +271,7 @@ main_mdio1_pins_default: main-mdio1-default-pins { AM62PX_IOPAD(0x0160, PIN_OUTPUT, 0) /* (F17) MDIO0_MDC */ AM62PX_IOPAD(0x015c, PIN_INPUT, 0) /* (F16) MDIO0_MDIO */ >; + bootph-all; }; =20 main_mmc1_pins_default: main-mmc1-default-pins { @@ -547,6 +552,7 @@ &cpsw_port1 { phy-mode =3D "rgmii-rxid"; phy-handle =3D <&cpsw3g_phy0>; status =3D "okay"; + bootph-all; }; =20 &cpsw_port2 { @@ -562,6 +568,7 @@ &cpsw3g_mdio { =20 cpsw3g_phy0: ethernet-phy@0 { reg =3D <0>; + bootph-all; ti,rx-internal-delay =3D ; ti,fifo-depth =3D ; ti,min-output-impedance; --=20 2.34.1 From nobody Tue Oct 7 17:44:16 2025 Received: from fllvem-ot03.ext.ti.com (fllvem-ot03.ext.ti.com [198.47.19.245]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 39D422BF01F; Tue, 8 Jul 2025 08:43:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.245 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751964203; cv=none; b=CXuXAXYq3behZjGHtQ3rrSO1AuRX840Pwc/WYtEKW6j2ITPkSgfuY94uwEDwDIqTklDdprBOwi9gKPtTBds68N3WWLNVydJ2SjWpWVikErXkac4xHajbeLurFIRXtgaaEVLThlQm5JGH8+wi0+ZHjXR3h7AtOKoWm2fsgrQtAQ4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751964203; c=relaxed/simple; bh=oMAEBrdkRRkpqRgdvTeGNAAMHOGhLhnt+NrobgaLxgw=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=XhmVN94+ggxKM9dBt32701gHWoULSMB2ID7CKCVn28i/EedHOby13aK7H5iRTOBCRzLa116j3VqWFXECZwcYk2q957QQCNzjWS1jn4vYT/1++w1ITsmHZkDfqiUixOgRBzRMCVdOWdyPksbpt3nkGDTwb9gRevpQw6J+oLMcCGE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=j1HYzsRS; arc=none smtp.client-ip=198.47.19.245 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="j1HYzsRS" Received: from fllvem-sh04.itg.ti.com ([10.64.41.54]) by fllvem-ot03.ext.ti.com (8.15.2/8.15.2) with ESMTP id 5688hAoo832362; Tue, 8 Jul 2025 03:43:10 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1751964190; bh=yqLx4OXXk3PLZD8Eon9lnQ8Cr2fJ693Bv9Ym6u1tHZ8=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=j1HYzsRS9h6DYpATK2gcd7sHH71LXfuFeyzvnIsWy5zLoJRRLNMIGWucsLTVi3jf+ /gVLTqMuMpnWyFo/1RcXWEFekLWWClx+eFgi3pXEELmsmbuG7jg5hGHYxuJVHkukOS NyGNeBNj23ARiHe/H5d2Z5QJz/XYI3JpXJLstjBk= Received: from DLEE101.ent.ti.com (dlee101.ent.ti.com [157.170.170.31]) by fllvem-sh04.itg.ti.com (8.18.1/8.18.1) with ESMTPS id 5688hAFb1287373 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA256 bits=128 verify=FAIL); Tue, 8 Jul 2025 03:43:10 -0500 Received: from DLEE112.ent.ti.com (157.170.170.23) by DLEE101.ent.ti.com (157.170.170.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.55; Tue, 8 Jul 2025 03:43:09 -0500 Received: from lelvem-mr05.itg.ti.com (10.180.75.9) by DLEE112.ent.ti.com (157.170.170.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.55 via Frontend Transport; Tue, 8 Jul 2025 03:43:09 -0500 Received: from localhost (chintan-thinkstation-p360-tower.dhcp.ti.com [172.24.227.220]) by lelvem-mr05.itg.ti.com (8.18.1/8.18.1) with ESMTP id 5688h8M91768266; Tue, 8 Jul 2025 03:43:09 -0500 From: Chintan Vankar To: Conor Dooley , Krzysztof Kozlowski , Rob Herring , Tero Kristo , Vignesh Raghavendra , Nishanth Menon , CC: , , , , Roger Quadros Subject: [PATCH v5 3/4] arm64: dts: ti: k3-j722s-evm: Add bootph-all property to enable Ethernet boot Date: Tue, 8 Jul 2025 14:12:51 +0530 Message-ID: <20250708084252.1028191-4-c-vankar@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250708084252.1028191-1-c-vankar@ti.com> References: <20250708084252.1028191-1-c-vankar@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea Content-Type: text/plain; charset="utf-8" Ethernet boot requires CPSW nodes to be present starting from R5 SPL stage. Add bootph-all property to required nodes to enable Ethernet boot for J722S-EVM. Reviewed-by: Roger Quadros Signed-off-by: Chintan Vankar --- Changes from v4 to v5: - Split [PATCH v4 2/2] to [PATCH v5 2/4] and [PATCH v5 3/4]. - Added properties to board specific files. Link to v4: https://lore.kernel.org/r/20250429072644.2400295-3-c-vankar@ti.com/ arch/arm64/boot/dts/ti/k3-j722s-evm.dts | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j722s-evm.dts b/arch/arm64/boot/dts/= ti/k3-j722s-evm.dts index a47852fdca70..08a2f26f1f58 100644 --- a/arch/arm64/boot/dts/ti/k3-j722s-evm.dts +++ b/arch/arm64/boot/dts/ti/k3-j722s-evm.dts @@ -282,6 +282,10 @@ csi23_mux: mux-controller-1 { }; }; =20 +&phy_gmii_sel { + bootph-all; +}; + &main_pmx0 { =20 main_mcan0_pins_default: main-mcan0-default-pins { @@ -346,6 +350,7 @@ mdio_pins_default: mdio-default-pins { J722S_IOPAD(0x0160, PIN_OUTPUT, 0) /* (AC24) MDIO0_MDC */ J722S_IOPAD(0x015c, PIN_INPUT, 0) /* (AD25) MDIO0_MDIO */ >; + bootph-all; }; =20 ospi0_pins_default: ospi0-default-pins { @@ -380,6 +385,7 @@ J722S_IOPAD(0x0140, PIN_OUTPUT, 0) /* (AF24) RGMII1_TD3= */ J722S_IOPAD(0x0130, PIN_OUTPUT, 0) /* (AG26) RGMII1_TXC */ J722S_IOPAD(0x012c, PIN_OUTPUT, 0) /* (AF25) RGMII1_TX_CTL */ >; + bootph-all; }; =20 main_usb1_pins_default: main-usb1-default-pins { @@ -424,6 +430,7 @@ &cpsw3g_mdio { =20 cpsw3g_phy0: ethernet-phy@0 { reg =3D <0>; + bootph-all; ti,rx-internal-delay =3D ; ti,fifo-depth =3D ; ti,min-output-impedance; @@ -434,6 +441,7 @@ &cpsw_port1 { phy-mode =3D "rgmii-rxid"; phy-handle =3D <&cpsw3g_phy0>; status =3D "okay"; + bootph-all; }; =20 &main_gpio1 { --=20 2.34.1 From nobody Tue Oct 7 17:44:16 2025 Received: from lelvem-ot02.ext.ti.com (lelvem-ot02.ext.ti.com [198.47.23.235]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E75BC29B224; Tue, 8 Jul 2025 08:43:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.235 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751964197; cv=none; b=QUZ0Nwm7qSKsL5A0AavL35H2kNaOMxb89Hg6R3S46YJU7tFM34XMxlkFdrEdKNyfKPxqtbyIHdruQFYwVdSiwFX6OYAJ6SiMbnMyDiZSG2h81jiUw53/VDTtnLsPpUB66DEiyfVw8L8/XojWFdPZ1u2mSvQC9RKyPQVTjS21mVw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751964197; c=relaxed/simple; bh=CbY1Z0HlqF1zdrhuzAOYfkmxX+QUimBNoTYYJ6G4ADo=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=rb1ryITUzz4TpGVqbUhaSXb67GBKly4CTMyGlLqwPB/C70Ch3PCraRYvm5ncxz2NIT5rTYr/FIq+1k3WivtP5QvkNAIYN5j+uXnZdAf8xAsm/OemTh2cZDfX1EHnTN+HqRZQgh1mZIsk9xFwARR0S3cdY/4oZr4p/2znp9Fj70k= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=anCmuZ7f; arc=none smtp.client-ip=198.47.23.235 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="anCmuZ7f" Received: from fllvem-sh03.itg.ti.com ([10.64.41.86]) by lelvem-ot02.ext.ti.com (8.15.2/8.15.2) with ESMTP id 5688hB551106687; Tue, 8 Jul 2025 03:43:11 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1751964191; bh=2poAyTjaJisKv9dsHGd5+dqWdpZE+YAFDR/b1OlxWJw=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=anCmuZ7fERKb0ugucjioNLELJrsa7BZCuApAfio35DbW9VjyabjGqFd4AXJ+SmS3D 8tMF/THFw8LTjm9Epyqu+j9nJ7eFgvYBzD1Fztfu7N1eyBjFLzPGL2Kku0lzsomIsW 0803uS5PRUQwa3iVFZjVEExAKOIsU0RgUjvanjF8= Received: from DLEE110.ent.ti.com (dlee110.ent.ti.com [157.170.170.21]) by fllvem-sh03.itg.ti.com (8.18.1/8.18.1) with ESMTPS id 5688hBHV848090 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA256 bits=128 verify=FAIL); Tue, 8 Jul 2025 03:43:11 -0500 Received: from DLEE103.ent.ti.com (157.170.170.33) by DLEE110.ent.ti.com (157.170.170.21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.55; Tue, 8 Jul 2025 03:43:10 -0500 Received: from lelvem-mr05.itg.ti.com (10.180.75.9) by DLEE103.ent.ti.com (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.55 via Frontend Transport; Tue, 8 Jul 2025 03:43:10 -0500 Received: from localhost (chintan-thinkstation-p360-tower.dhcp.ti.com [172.24.227.220]) by lelvem-mr05.itg.ti.com (8.18.1/8.18.1) with ESMTP id 5688hAp41768283; Tue, 8 Jul 2025 03:43:10 -0500 From: Chintan Vankar To: Conor Dooley , Krzysztof Kozlowski , Rob Herring , Tero Kristo , Vignesh Raghavendra , Nishanth Menon , CC: , , , Subject: [PATCH v5 4/4] arm64: dts: ti: k3-am69-sk: Add bootph-all property to enable Ethernet boot Date: Tue, 8 Jul 2025 14:12:52 +0530 Message-ID: <20250708084252.1028191-5-c-vankar@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250708084252.1028191-1-c-vankar@ti.com> References: <20250708084252.1028191-1-c-vankar@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea Content-Type: text/plain; charset="utf-8" Ethernet boot requires CPSW nodes to be present starting from R5 SPL stage. Add bootph-all property to required nodes to enable Ethernet boot for SK-AM69. Signed-off-by: Chintan Vankar Reviewed-by: Siddharth Vadapalli --- This patch is introduced new from this version. arch/arm64/boot/dts/ti/k3-am69-sk.dts | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am69-sk.dts b/arch/arm64/boot/dts/ti= /k3-am69-sk.dts index f28375629739..a1a16151015e 100644 --- a/arch/arm64/boot/dts/ti/k3-am69-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am69-sk.dts @@ -568,6 +568,7 @@ J784S4_WKUP_IOPAD(0x008, PIN_OUTPUT, 0) /* (E38) MCU_RG= MII1_TD3 */ J784S4_WKUP_IOPAD(0x018, PIN_OUTPUT, 0) /* (E36) MCU_RGMII1_TXC */ J784S4_WKUP_IOPAD(0x000, PIN_OUTPUT, 0) /* (C38) MCU_RGMII1_TX_CTL */ >; + booph-all; }; =20 mcu_mdio_pins_default: mcu-mdio-default-pins { @@ -575,6 +576,7 @@ mcu_mdio_pins_default: mcu-mdio-default-pins { J784S4_WKUP_IOPAD(0x034, PIN_OUTPUT, 0) /* (A36) MCU_MDIO0_MDC */ J784S4_WKUP_IOPAD(0x030, PIN_INPUT, 0) /* (B35) MCU_MDIO0_MDIO */ >; + bootph-all; }; =20 mcu_rpi_hdr1_gpio0_pins_default: mcu-rpi-hdr1-gpio0-default-pins { @@ -630,6 +632,14 @@ J784S4_WKUP_IOPAD(0x0, PIN_INPUT, 7) /* (M33) WKUP_GPI= O0_49 */ }; }; =20 +&phy_gmii_sel { + bootph-all; +}; + +&mcu_udmap { + bootph-all; +}; + &mailbox0_cluster0 { status =3D "okay"; interrupts =3D <436>; @@ -968,6 +978,7 @@ &mcu_cpsw { &davinci_mdio { mcu_phy0: ethernet-phy@0 { reg =3D <0>; + bootph-all; ti,rx-internal-delay =3D ; ti,fifo-depth =3D ; ti,min-output-impedance; @@ -978,6 +989,7 @@ &mcu_cpsw_port1 { status =3D "okay"; phy-mode =3D "rgmii-rxid"; phy-handle =3D <&mcu_phy0>; + bootph-all; }; =20 &mcu_r5fss0_core0 { --=20 2.34.1