From nobody Wed Oct 8 00:30:34 2025 Received: from mail-ej1-f44.google.com (mail-ej1-f44.google.com [209.85.218.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4DF6C2D5A0D for ; Fri, 4 Jul 2025 16:14:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751645691; cv=none; b=PHWsjXJhp1KoL3IQl361trCGwkroIvuz5b7BtntLuWn32aISvyrU9DTp3UdJZsFzoOWMDs6dhXXU4472kkHJmvaKfyA6Uq6NINJb93GJyNWgoHNqW+9IXQXfbrtJgCvhOsc/fv66au6hojXI1EPz2kRCzN+ke3LOyYDzqQiDQvM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751645691; c=relaxed/simple; bh=wBW/wOjcHo+MMprzswfhxNr66n7VXFFJfGGCld0Qef4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=tD/TkiHxZh65og/NPOrYe6iC+RSEGuOIRRKcQXKgFauEuDGn3xf10ie/TpIlaum6j/p0k8YKq07BzCaPX+5ZonL/bSKTV8WzKuV5KTUyCD92mtXfpczbbhHtY9YVNTFs/LHmyGYcpmbHe7G8AKNFxjVnq7I6hQSASWXTY6MlKh4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=lFf9emJ9; arc=none smtp.client-ip=209.85.218.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="lFf9emJ9" Received: by mail-ej1-f44.google.com with SMTP id a640c23a62f3a-ade76b8356cso209818166b.2 for ; Fri, 04 Jul 2025 09:14:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1751645687; x=1752250487; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=aXyzQ3RBFjluU5MFZEnJA0kb3eKu5D4kycElIEXz9OU=; b=lFf9emJ9EVEuaif7EKDAg2Rf07PS+0eCYuDwYFqJYK0BcXBc384u/8AVmOhuKa2N1O oA6IqTS+ZlSmj2Sz+ux2OdOH8vCHv2djtTBL+dmqEA4T6JvOAArQQ4UqHV+ARqFoB/l4 AT26tXvvLWgA9eF9io05nzJ8xe2pjuiqHItFnPnHariZs28AcgbvNYshRuyeAoEbA5YH 6AwygT8np1U4/BodvxyMaLHbXwnPMGNCdBxLhIQ1eIBn9mcDm57Yk18Z/YfTYpFq4iqM OCAEeZv/gakf87pHSh0yTMUF8YmdOFB7JgdgnCqkl0oAvILURkOe9ic3IU9YoZ4oVvAg Isqw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1751645687; x=1752250487; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=aXyzQ3RBFjluU5MFZEnJA0kb3eKu5D4kycElIEXz9OU=; b=r3H8vvrVK33FTRRrMYrpVtVPTFCxll2VcZX4LYPHVOgv3mqMy+cSQC4oFs/ValSxnk B4xqkbrmLg1+MaNluRYSjkPUl7tNaBI0iO0K6mrZIPkonG7FmqgEFJqBJBewkuwKidQT IgunntkbrxHhWVzSE1Grn3IQlmeC5ypC56EjMtIOKhO4jRCaHFP4VkNZSKpbz7F8B9Dc 2CGsCicAV0tBNcwWlLxym/WRMtoEKiCHi8/jxogw/U58JcDHZtgiZm0D5XM2Ogay59n2 wEo8BYb5kPJ3ZuvhZlRMqQQqw7hKrRskeTpbQ+fDEIZRVvfahpAQJqtPsKAqtVLacm6X kr9w== X-Forwarded-Encrypted: i=1; AJvYcCVc0ezXIQ2eBTGbXoWmWc00s8cphlHvGE34/SQOYBGRz8abYuor7xu0G/+1NEv3EmIWWNAbQeYXd7FY2Wc=@vger.kernel.org X-Gm-Message-State: AOJu0YztHqdTzzPFpogAChsnUlrEomrXtgv0ETt16lanf9A1KkyWZlxU wqC4PoARFq5aAXaH849rr97WjxPsUKTnHDxNzDYGnV1RjQ6JrZvIO4dJc8keh9wmhS4= X-Gm-Gg: ASbGncveuNCmy9BA4NqNvO4JQbS1czRq8NM3UAeHlA7HFfDu9u86ng6ni0AEst7HGRi h3axPci4yXLQ/FGve3Y1elImwWv0XKr8zD7W97sml5x9jyTy/7BBFuHAjpJthQcdXKeWVx93vHK 5h0yf1t5GD2gb7A18/XLZXbWYFV9X2DUOF4l/X7LTSRkGU1lZFXrWlLhxg4kyxgLQb3SMAyvcRT hkm1ItNucGgxN6FrGvbNC653zOTWkEXhIs4FRJdMjdfDZojV+h8W0WZ32ETEFSehZNN+mVUE68/ yP2uefOJ9lF4VZZezPMHZQJG862yT+bibd8gKwpExLu2DcWTZuEY0bFAy94H/JgRyMNQ+CkSphk QabThw7wKXuts4lw= X-Google-Smtp-Source: AGHT+IEDflpTvh0P6klOG4RxU2kQw1Fie2pGQFC7OAdZikbSv2DiF4LblPFKqKT3Yf5hJEzuGL5H2A== X-Received: by 2002:a17:907:9443:b0:ae0:ce59:5952 with SMTP id a640c23a62f3a-ae3fbeaee26mr286313266b.60.1751645687592; Fri, 04 Jul 2025 09:14:47 -0700 (PDT) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.83]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ae3f66d9215sm194703766b.2.2025.07.04.09.14.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 04 Jul 2025 09:14:47 -0700 (PDT) From: Claudiu X-Google-Original-From: Claudiu To: bhelgaas@google.com, lpieralisi@kernel.org, kwilczynski@kernel.org, mani@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, geert+renesas@glider.be, magnus.damm@gmail.com, catalin.marinas@arm.com, will@kernel.org, mturquette@baylibre.com, sboyd@kernel.org, p.zabel@pengutronix.de, lizhi.hou@amd.com Cc: claudiu.beznea@tuxon.dev, linux-pci@vger.kernel.org, linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org, Claudiu Beznea , Wolfram Sang Subject: [PATCH v3 6/9] arm64: dts: renesas: r9a08g045s33: Add PCIe node Date: Fri, 4 Jul 2025 19:14:06 +0300 Message-ID: <20250704161410.3931884-7-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250704161410.3931884-1-claudiu.beznea.uj@bp.renesas.com> References: <20250704161410.3931884-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Claudiu Beznea The RZ/G3S SoC has a variant (R9A08G045S33) which support PCIe. Add the PCIe node. Tested-by: Wolfram Sang Signed-off-by: Claudiu Beznea --- Changes in v3: - collected tags - changed the ranges flags Changes in v2: - updated the dma-ranges to reflect the SoC capability; added a comment about it. - updated clock-names, interrupt names - dropped legacy-interrupt-controller node - added interrupt-controller property - moved renesas,sysc at the end of the node to comply with DT coding style arch/arm64/boot/dts/renesas/r9a08g045s33.dtsi | 60 +++++++++++++++++++ 1 file changed, 60 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/r9a08g045s33.dtsi b/arch/arm64/boo= t/dts/renesas/r9a08g045s33.dtsi index 3351f26c7a2a..cff36e873e59 100644 --- a/arch/arm64/boot/dts/renesas/r9a08g045s33.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a08g045s33.dtsi @@ -12,3 +12,63 @@ / { compatible =3D "renesas,r9a08g045s33", "renesas,r9a08g045"; }; + +&soc { + pcie: pcie@11e40000 { + compatible =3D "renesas,r9a08g045s33-pcie"; + reg =3D <0 0x11e40000 0 0x10000>; + ranges =3D <0x02000000 0 0x30000000 0 0x30000000 0 0x8000000>; + /* Map all possible DRAM ranges (4 GB). */ + dma-ranges =3D <0x42000000 0 0x40000000 0 0x40000000 0x1 0x0>; + bus-range =3D <0x0 0xff>; + clocks =3D <&cpg CPG_MOD R9A08G045_PCI_ACLK>, + <&cpg CPG_MOD R9A08G045_PCI_CLKL1PM>; + clock-names =3D "aclk", "pm"; + resets =3D <&cpg R9A08G045_PCI_ARESETN>, + <&cpg R9A08G045_PCI_RST_B>, + <&cpg R9A08G045_PCI_RST_GP_B>, + <&cpg R9A08G045_PCI_RST_PS_B>, + <&cpg R9A08G045_PCI_RST_RSM_B>, + <&cpg R9A08G045_PCI_RST_CFG_B>, + <&cpg R9A08G045_PCI_RST_LOAD_B>; + reset-names =3D "aresetn", "rst_b", "rst_gp_b", "rst_ps_b", + "rst_rsm_b", "rst_cfg_b", "rst_load_b"; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + interrupt-names =3D "serr", "serr_cor", "serr_nonfatal", + "serr_fatal", "axi_err", "inta", + "intb", "intc", "intd", "msi", + "link_bandwidth", "pm_pme", "dma", + "pcie_evt", "msg", "all"; + #interrupt-cells =3D <1>; + interrupt-controller; + interrupt-map-mask =3D <0 0 0 7>; + interrupt-map =3D <0 0 0 1 &pcie 0 0 0 0>, /* INT A */ + <0 0 0 2 &pcie 0 0 0 1>, /* INT B */ + <0 0 0 3 &pcie 0 0 0 2>, /* INT C */ + <0 0 0 4 &pcie 0 0 0 3>; /* INT D */ + device_type =3D "pci"; + num-lanes =3D <1>; + #address-cells =3D <3>; + #size-cells =3D <2>; + power-domains =3D <&cpg>; + vendor-id =3D <0x1912>; + device-id =3D <0x0033>; + renesas,sysc =3D <&sysc>; + status =3D "disabled"; + }; +}; --=20 2.43.0