From nobody Wed Oct 8 07:29:11 2025 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CC4872820A7 for ; Tue, 1 Jul 2025 17:29:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751390943; cv=none; b=BW7Pd4jjVXZiK81xgf4Naia1jEMtXN6voWasISO8PQSR0Lm8NL2h0Gl0JzzZuAYvI4afD7nNPTM7Wm/CuUdoiFR2IoOHHFIqxAL4slcq34Ttuv+K2QWvFmdhcEYY4eGlB3mDC0TmPQt+Bo5SD8vBtXpmDQoCTK//kq+8kJ+x98I= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751390943; c=relaxed/simple; bh=f3r9QS6Ff7gAlNMdR46m+asSbUOrL1rpH8x+IyKBwJc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Nqfp5h5hnUUmSfXJfjelEmPNlbOTHREc7PD4C4jmbCwFABx3awVF4Inmc2qzFn8xGf4ZcGk2sBl6D/8XVLEm04Isd5xHaMomeEjeVWRHbZsfNPpgWjkQcPbIWXer+2Q3Nck2hjT3/X6a3Lf86HAO3lS5XU/IBQVpfOZSp1tjnMI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=bUFQL+z4; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="bUFQL+z4" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-453647147c6so64041165e9.2 for ; Tue, 01 Jul 2025 10:29:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1751390940; x=1751995740; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=/y6Hgcw/oLowryHfdzVYEkIORqp2EL/7QgmBhCk+m8I=; b=bUFQL+z4pJMGbY3T0olgZjpGs3Ppjt7g1gXuW/XiZ/z/eYj0yZZwWrXUrieCxms4nX TwFg3ZSBcPXzN02KBIyhp6EIgbg56qgm48L9b5ZgA44O0p/xsnGRkX9udb/JpiSL3OKV h5meN8vg7N+br3ynt3zhW0UOB5xSYutgX4rSgp7tPFyeh4Wus4GEG47/9UXBVHPOEsvh ePACKkZmJIvpmbS/rMlGMB9I99VWWDnv5tVnrO78IfcC7dVjbCahuViK4Ol2sZLMpO2B 2ZkgDsDukg0b/4YgJptaxVgnEq4ZF4qlJql9+Kg6av0I6y8iBXjEeZW1k8xY7QX0S7BE 4liQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1751390940; x=1751995740; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=/y6Hgcw/oLowryHfdzVYEkIORqp2EL/7QgmBhCk+m8I=; b=X0SWejmwMp3QbQCui/EgTRtw8X5VJ9IzV+55NrHr35ntcemBWJihx1SJgF9iki3gOz e/zKVbo27cDOuFgDN27tgEq+mQlYkeQQCuFS0pELUvxzHUT8oD4boUPXRb5tAdI+74gR Lll7g8ec3Ji0/ZGtRi1XeG3ekQgobf70pvbcnjK8BG/n5sbEyzGwDMYnSgiWo6jsFJZ6 uSFAa/HwbNFaurj58D3Zygfp56eazflwBPxEUcLW/kpPl7FMSghbBxj9Tko/66FalpBr aXDYbg99IeLeGFM/2aQrkodi4O71ZgG4pUmBORYDrNDsg1+3iG/TR6viR5tEBXzl87Lo 02Fw== X-Forwarded-Encrypted: i=1; AJvYcCWdvIKEScXsyAAwjmzGPqV4klOtfz9f7hd0i0H2Sngu3OMCkY3L7opJa3S+xKaIlKREYZy0SncITUMbsMI=@vger.kernel.org X-Gm-Message-State: AOJu0YzdShuVQFXAqeoHVyVQct1AjhSL+VBHPKWS0C0i7M3B11u8x7zC nrW42qCvjaE3Ye0DzQyqAZg18uO1xdruFEz1TY5dywPqtFWCD2aJAXCcHc+rIISk0eM= X-Gm-Gg: ASbGncsCPyn7qDQJ4gR/RJ0tM5qhRyQkPXbab+u2FFHE5soMiw8SAm56WzB/DKudjSS teOMgZrP+w1z88v00ut3L7G+Pb/1iVBEKhxY4w4bwM7B9zbI60PK7eoE92M3K1Ms7iCtF6iUnaD OOcTZcRsMFSiaosmXAHmm5WY0TuPW9d/NF62cZMy5IsG5X6x/diH2qESqvVwajPmkd5z5u3CQ7J 1znHxxEhTzyVdfDc7GFX+u9pZpoQsqNH0djmJIfmpsZRJkBdHq+uJCgjD3szv3+6OPmKqNCwVEH jfwEoC2WZrCkyucHmbJn4Kbh7Mc1510bd2umjkmfiFeOy9o+MNggbqy/0oDIoP/OgbSm/w4FV1F bkw== X-Google-Smtp-Source: AGHT+IGOjQY9tSAGB2eFqWczvzKFeSwWfbshRjZbRtV8jkqhQWE3SX1v/Q7xboVyabgLEHGsCDwfkw== X-Received: by 2002:a05:600c:35c9:b0:453:608:a18b with SMTP id 5b1f17b1804b1-453947d8ff2mr165994175e9.9.1751390940040; Tue, 01 Jul 2025 10:29:00 -0700 (PDT) Received: from [127.0.0.2] ([2a02:2454:ff21:ef41:1425:eda1:87ab:f850]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4538234b1b9sm198716175e9.11.2025.07.01.10.28.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 01 Jul 2025 10:28:59 -0700 (PDT) From: Stephan Gerhold Date: Tue, 01 Jul 2025 19:28:38 +0200 Subject: [PATCH 6/6] arm64: dts: qcom: x1e80100: Add videocc Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250701-x1e-videocc-v1-6-785d393be502@linaro.org> References: <20250701-x1e-videocc-v1-0-785d393be502@linaro.org> In-Reply-To: <20250701-x1e-videocc-v1-0-785d393be502@linaro.org> To: Bjorn Andersson Cc: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Taniya Das , Jagadeesh Kona , Konrad Dybcio , Abel Vesa , Johan Hovold , Bryan O'Donoghue , Stefan Schmidt , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.14.2 Add the video clock controller for X1E80100, similar to sm8550.dtsi. It provides the needed clocks/power domains for the iris video codec. Signed-off-by: Stephan Gerhold Reviewed-by: Bryan O'Donoghue --- arch/arm64/boot/dts/qcom/x1e80100.dtsi | 15 +++++++++++++++ 1 file changed, 15 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1e80100.dtsi b/arch/arm64/boot/dts/q= com/x1e80100.dtsi index a9a7bb676c6f8ac48a2e443d28efdc8c9b5e52c0..890eaaa40184a18bff54f2d7509= 68112a2546d19 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e80100.dtsi @@ -5,6 +5,7 @@ =20 #include #include +#include #include #include #include @@ -5171,6 +5172,20 @@ usb_1_ss1_dwc3_ss: endpoint { }; }; =20 + videocc: clock-controller@aaf0000 { + compatible =3D "qcom,x1e80100-videocc"; + reg =3D <0 0x0aaf0000 0 0x10000>; + clocks =3D <&bi_tcxo_div2>, + <&gcc GCC_QMIP_VIDEO_VCODEC_AHB_CLK>; + power-domains =3D <&rpmhpd RPMHPD_MMCX>, + <&rpmhpd RPMHPD_MXC>; + required-opps =3D <&rpmhpd_opp_low_svs>, + <&rpmhpd_opp_low_svs>; + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + mdss: display-subsystem@ae00000 { compatible =3D "qcom,x1e80100-mdss"; reg =3D <0 0x0ae00000 0 0x1000>; --=20 2.49.0