From nobody Wed Oct 1 20:30:09 2025 Received: from mail-yw1-f169.google.com (mail-yw1-f169.google.com [209.85.128.169]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 290691E260A; Sat, 28 Jun 2025 14:32:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.169 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751121175; cv=none; b=EnB2WbFXzF2yA81mQdJlpztiZ8cTpuksqCiHVHAZTOgwr/3eh8UaI1Fo1yqveYaXCI78N5ZjcmuV22Fxxwp2f6Pjh27yZGDjMB+ylr7JsKzB8WjJ04kH55cyAagqrs6wKuPC+UIiAUlWUI/uwvTqK08gAH0/S9QlOP3hdp6JzEY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751121175; c=relaxed/simple; bh=SurKMSd03VbzTEJNIXvd1aCQ/0K2JELTMC9f5AmxlLo=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=X/fsAoZ6VZTsn+b1yIJQ3uMCt+GbR7r9FZxNMcGiI0jJoTdwNsPgJ+2kiP7dGS4CF/Nr1rzUNE790V70+JZO1ODQnQ9iEUmZwKDAKBxvGFKwoju10msIKAg0Lp8r1CjL1rmY7KGcDOX44qhCfk7fUnt3aG9OW4mKki9iA3ikis0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=O7CTqxv5; arc=none smtp.client-ip=209.85.128.169 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="O7CTqxv5" Received: by mail-yw1-f169.google.com with SMTP id 00721157ae682-714078015edso7497257b3.2; Sat, 28 Jun 2025 07:32:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1751121173; x=1751725973; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=X/02Lsj/T/97jLP9Ha8ukw36R8/b/6z88Oefrj46EVM=; b=O7CTqxv5ZRtjHmAhVYmUC1BcZkkYyEKbpMPPeQc4S9Rh0dJfZyaUZJRqHoksUrXnqE ELXt8swStA9oYpCV81cYWQHWclkLTjsu0Z0gHL27mmaMIH7RVPoqZkXSPM2mIyaUyCHc dVGiTDBjrCl09TNQCPuleYZdCk40K7hIUhsDd5c/bRGv5pXp6qKDm907/sLYlhT3QptS QQlkeqea2cwftGA+cGawCP8GoGBOS1UbdDFbfvaVzkaKvUyjVZ2gJoVRVCCI8zfYnZDk ULBMH3z/xAvquc1hYcV+zHN9CfD54PqgojuTq8fb9u29HmuDsFfC30NoBGA3OvFjcvLF 4q/Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1751121173; x=1751725973; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=X/02Lsj/T/97jLP9Ha8ukw36R8/b/6z88Oefrj46EVM=; b=o1kSHkRMT/plGv9JP/UHepWgmaa9oRK8mrFLL0t4qzGEr0uEiU9bn9JL3TWMCWl2ti kFUYi0JWCV7FWhave8HQueXuPRblhBxLK3tunnjnLttm/Ov5GinaW8xsAMLXLYNK2KSC COPZqNHf3uQcw5Azt7ZAt94LA53nr8nvCJMbMbG+kSIocfCR9pRWtbeWeyPAkGQFhU7f vtjMI2kUAzhSJVEnUS4NGicgEVTt46GXYKkFetewHMWiIfTNH3kDZKMLGoo0Ful56mIz SMcKI0yK3EQ/OwqGIh+z+xhnKt2R0c5xNX141UxgJ8XdUKdol8RRIGpqznOAcEli0S61 zl5Q== X-Forwarded-Encrypted: i=1; AJvYcCUM+oi/1ijiuQ1lGv1mTE5wECyaDMB7tbfPvD12ZaXqsCX5+pMzNb0oF/fR9ttroEOFD3Ijb+qAr73AH/jr@vger.kernel.org, AJvYcCX+GJE6OURo4O9GT0UQ5Q5vbztP6uT83GZ3lfnzTkMFkAmaUTO4vgriQIbPMHl7n9TIX3jQ/h9qpCor@vger.kernel.org X-Gm-Message-State: AOJu0Yym6jKdws8QKj2F4I4OvBp57VOf0WtcdlGOJvEM1BZ2evz1cHWi xJOji5R7/HJjd985SiYLSR8vrqa50TehWGbjr+U52LO2uZN5mDzzPfLqq7pKbYJ9 X-Gm-Gg: ASbGncstl1GzxrrdtQFNHa2jVLD0iBW2iALe/05a094NILIHkMJ+NBpmjvreycSq3xf uHBJ9wzG3BXdPnxJ8jiE17z5B7lwkOZ5X3gZIIwh9FjKMK95fgoUUtWuLa7xwBAuSSzS/zVitVT HQiOwBovvUzPIUFy7CAgTz0aeMc16MfRh2Z7P+vpBjNVWAwpXu2Nzo6OMxCkrKx7KtvK1mv+Xl8 GWwUhII+B6tiZuY/8jKFCYffx1L1bmiV2D+6OdJjnMmu85RrRoRSwVIW1XHYuGHhquE9PqGwz2u 84/OjNL9SBXKMGAJWkE8LD0e/ee4a1L3I4NN8RZTRvS5BsVsgeiCGQB8+SgWPbg8hn5b5WY= X-Google-Smtp-Source: AGHT+IGWGkuH751nkoncx6f/tnMkzFFAkH3Xsoy1345CUebdsXKdkIGHBQnf4vWQpcS7mthSyWmNkw== X-Received: by 2002:a05:690c:9418:10b0:707:dba5:2e44 with SMTP id 00721157ae682-715171b48camr78145837b3.30.1751121173125; Sat, 28 Jun 2025 07:32:53 -0700 (PDT) Received: from localhost.localdomain ([192.34.165.40]) by smtp.gmail.com with ESMTPSA id 00721157ae682-71515bee257sm8393477b3.23.2025.06.28.07.32.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 28 Jun 2025 07:32:52 -0700 (PDT) From: John Clark To: heiko@sntech.de Cc: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, John Clark Subject: [PATCH v5 1/2] dt-bindings: arm: rockchip: add FriendlyElec NanoPi M5 board Date: Sat, 28 Jun 2025 10:32:28 -0400 Message-Id: <20250628143229.74460-2-inindev@gmail.com> X-Mailer: git-send-email 2.39.5 In-Reply-To: <20250628143229.74460-1-inindev@gmail.com> References: <20250628143229.74460-1-inindev@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add device tree documentation for rk3576-nanopi-m5 Signed-off-by: John Clark Acked-by: Rob Herring (Arm) --- Documentation/devicetree/bindings/arm/rockchip.yaml | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/rockchip.yaml b/Document= ation/devicetree/bindings/arm/rockchip.yaml index 58b9312c6c73..28db6bd6aa5b 100644 --- a/Documentation/devicetree/bindings/arm/rockchip.yaml +++ b/Documentation/devicetree/bindings/arm/rockchip.yaml @@ -300,6 +300,12 @@ properties: - friendlyarm,nanopi-r4s-enterprise - const: rockchip,rk3399 =20 + - description: FriendlyElec NanoPi M5 series boards + items: + - enum: + - friendlyarm,nanopi-m5 + - const: rockchip,rk3576 + - description: FriendlyElec NanoPi R5 series boards items: - enum: --=20 2.39.5 From nobody Wed Oct 1 20:30:09 2025 Received: from mail-yb1-f173.google.com (mail-yb1-f173.google.com [209.85.219.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8FD4524DCF5; Sat, 28 Jun 2025 14:32:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.219.173 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751121179; cv=none; b=Wn5jh1Ox4j50Ghvrw4sp+ZMUvPYcs1RgRbIZekNpwXd/U+7xnlVhLWAZLMqRSKYodtoN7KpyRrtkUHhurh9P915pCT40rv04nW23jpev7ao3iPg5yOmBt3iNFSJk06/KpfUnVuwY6ytJIarIiWcJPctGhEsBeIWHkMEY0jg6l9g= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751121179; c=relaxed/simple; bh=0yb/RJtvZK2pcMIRfRi9m2auxPmoi0ePThtszzAvH/8=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=KFi9WicyfEYCkOaGsSMTKVQPTTYvSeRa5b3iV9WIRW5mehYsniUfJuTeIIR47RHT5AnC555mT3azs/tF9U5cXl5gTvNeQeJ0bIWkktXOcajnOd3ToJHN0+yt6m5RSL6HMVVG4PBF9ALQDZHCD97YgNTx3bM5lliaQOvSn90O/dw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Dce+gtod; arc=none smtp.client-ip=209.85.219.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Dce+gtod" Received: by mail-yb1-f173.google.com with SMTP id 3f1490d57ef6-e7dc89108bfso2524412276.3; Sat, 28 Jun 2025 07:32:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1751121175; x=1751725975; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Dv68nrdKjr3RECM7y76YqT+61OoWUrwWmAt6ONnHuz0=; b=Dce+gtod8NIC4Cw+aV21tvx4CyW/e5FF6MoF/nLYUbf8/Fvp45vQddi5FhnhVUzNHY iXoB2Z7vzyifiKjWQu4y6ofeGHuWpRtFo/o6yoffw3HhcOlxjwKkirzp2e0emYZrYUXL u4N4vfp86lZvanoDPSs+ZBJowC/f66PTHeoYRCUlmmQumzpE65+Im3SjEJx0UFRS5NCl HRX18PVnUO4+Ty9GQ8gNYvM5WGwSjEURCzJiCeZZl9Lds5OBWLRLf7lCCHFEWA+I6upv F/TRQZDRvK5x5KEWR0A6jhYFB2xXA+J9RdmvjB1KqirQ1gf9uCHqxkvH+Hfj0uwQIOvY jrgA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1751121175; x=1751725975; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Dv68nrdKjr3RECM7y76YqT+61OoWUrwWmAt6ONnHuz0=; b=h965dMmw3k3jv6dohNQa93x49eDxEbV3HecfEang1Cmvap9/OSHSIubPMsAEdAx3lJ vkAFg23JNsxfsiu7s1kH9TT7LnzDdk+3zyFK/mQw8aoFKM8//Ta/UsAZ2YDiGshsRp8O X6TLDpF0hZrrxN3qhKfWFU8tu8mosVHAjZKuCxZ4KXbj8NVy0jw1ZKkbhBRUmL/ysBUq vPc+iDMdvL1ZxGq1gHngcarcvoNhyGeIv1ZtDARQhTb0ivUGuyRsh48SAzG8Sk0X8kAT WMC1eAt1xGZKUSVF6qWaCrzb0BBQyetlEyQNrRigYygAf4b5fQ8C2QUQZu1/TNWjOkQt f4ng== X-Forwarded-Encrypted: i=1; AJvYcCUUW0IjgtMLwwVKM+G52W27vFYCmhV2NNDhvgNwfJ3QUraRt2o0/OgrcUyvR6nnVmHXB3AeaODsHQNLi1Nf@vger.kernel.org, AJvYcCV+MO9EudpZBlenI/XA3OZwBH5/2fZVtUSDrvdAl98whMRAzzV7VTSqNPr5r0hJhggPkOzrA30cVWDP@vger.kernel.org X-Gm-Message-State: AOJu0YzBp5Lpv+gZ0lptK4UJ4BK0oxUpXmsUEG9br5q1Tg06HRY8YHJ9 BU3kCBcjuy+P5UCyS9Rev1odabi7XSKrdRxsIqGRvMnfVyVTuH3aqiin X-Gm-Gg: ASbGncu8eKMkKlYrd2IiiEPDbM8YzYyaQmDLzLjASBkEQ5roGKajc+zF6uz/KIPCeKk A+SVx+j+E3rFaiIiO3QYu9lC8PcqRbNwwbxFSvIrVodpcIolRS8YWtEguWrUN/kHxDHbqwvDIzF b3OxXhgSq3al+oPjAyvAAvJ6Z9XIa/0MwdJ5dEL9pVHnMfUTkYs0jENVZ1/GQPW/V2zSY0Oa0gI n+wH/cVa2vdF6WRmG4LAOcrxQEbYmf5of9Q8a+YFUoflQBfvWrPbU0vev2cUCW7iNJiuyGdSYnD 3RWbfGWPwb+/Sc2MX5+goTL9kswQjKt/ojDlovYOL1tv/KMCAjWkYxVcRh1uXtl0c08TKoPX1ce PzfIuFA== X-Google-Smtp-Source: AGHT+IHMCOMxEy93s4JoTHfmSb+yCzs8nzbxgMrbVNQcth9jVjr/Z+Qyb+Z/X/Hy2ZSkme8ihE/+hw== X-Received: by 2002:a05:690c:7009:b0:70d:ed5d:b4bd with SMTP id 00721157ae682-715171929c1mr109459657b3.21.1751121175287; Sat, 28 Jun 2025 07:32:55 -0700 (PDT) Received: from localhost.localdomain ([192.34.165.40]) by smtp.gmail.com with ESMTPSA id 00721157ae682-71515bee257sm8393477b3.23.2025.06.28.07.32.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 28 Jun 2025 07:32:54 -0700 (PDT) From: John Clark To: heiko@sntech.de Cc: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, John Clark Subject: [PATCH v5 2/2] arm64: dts: rockchip: Add FriendlyElec NanoPi M5 support Date: Sat, 28 Jun 2025 10:32:29 -0400 Message-Id: <20250628143229.74460-3-inindev@gmail.com> X-Mailer: git-send-email 2.39.5 In-Reply-To: <20250628143229.74460-1-inindev@gmail.com> References: <20250628143229.74460-1-inindev@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add device tree for FriendlyElec NanoPi M5 with Rockchip RK3576 SoC (4x Cortex-A72, 4x Cortex-A53, Mali-G52 MC3 GPU, 6 TOPS NPU). Enables basic booting and connectivity. Supported features: - RK3576 SoC - 4GB LPDDR4X or 8GB/16GB LPDDR5 - 16MB SPI Nor Flash - 2x 1Gbps Ethernet - 2x USB 3.2 Gen 1 Type-A ports - M.2 M-Key PCIe 2.1 x1 NVMe support - M.2 E-Key SDIO connector - microSD UHS-I - HDMI 1.4/2.0 (up to 4096x2304@60Hz) - 30-pin GPIO (2x SPI, 4x UART, 3x I2C, 5x PWM, 20x GPIO) - Debug UART - RTC with HYM8563TS - Power via USB-C (PD, 6V~20V) Signed-off-by: John Clark --- arch/arm64/boot/dts/rockchip/Makefile | 1 + .../boot/dts/rockchip/rk3576-nanopi-m5.dts | 941 ++++++++++++++++++ 2 files changed, 942 insertions(+) create mode 100644 arch/arm64/boot/dts/rockchip/rk3576-nanopi-m5.dts diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/ro= ckchip/Makefile index e43565c53c56..099520962ffb 100644 --- a/arch/arm64/boot/dts/rockchip/Makefile +++ b/arch/arm64/boot/dts/rockchip/Makefile @@ -148,6 +148,7 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3576-armsom-sige5.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3576-armsom-sige5-v1.2-wifibt.dtbo dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3576-evb1-v10.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3576-luckfox-omni3576.dtb +dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3576-nanopi-m5.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3576-roc-pc.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3576-rock-4d.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3582-radxa-e52c.dtb diff --git a/arch/arm64/boot/dts/rockchip/rk3576-nanopi-m5.dts b/arch/arm64= /boot/dts/rockchip/rk3576-nanopi-m5.dts new file mode 100644 index 000000000000..cce34c541f7c --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/rk3576-nanopi-m5.dts @@ -0,0 +1,941 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2025 FriendlyElec Computer Tech. Co., Ltd. + * Copyright (c) 2025 John Clark + */ + +/dts-v1/; + +#include +#include +#include +#include +#include +#include +#include +#include "rk3576.dtsi" + +/ { + model =3D "FriendlyElec NanoPi M5"; + compatible =3D "friendlyarm,nanopi-m5", "rockchip,rk3576"; + + aliases { + ethernet0 =3D &gmac0; + ethernet1 =3D &gmac1; + mmc0 =3D &sdmmc; + }; + + chosen { + stdout-path =3D "serial0:1500000n8"; + }; + + hdmi-con { + compatible =3D "hdmi-connector"; + hdmi-pwr-supply =3D <&vcc5v_hdmi_tx>; + type =3D "a"; + + port { + hdmi_con_in: endpoint { + remote-endpoint =3D <&hdmi_out_con>; + }; + }; + }; + + keys { + compatible =3D "gpio-keys"; + + usr_button: key-1 { + debounce-interval =3D <50>; + gpios =3D <&gpio1 RK_PA0 GPIO_ACTIVE_LOW>; + label =3D "user"; + linux,code =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&usr_button_l>; + wakeup-source; + }; + }; + + leds { + compatible =3D "gpio-leds"; + + led_sys: led-0 { + color =3D ; + function =3D LED_FUNCTION_HEARTBEAT; + gpios =3D <&gpio2 RK_PB3 GPIO_ACTIVE_HIGH>; + label =3D "sys"; + linux,default-trigger =3D "heartbeat"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&led_sys_h>; + }; + + led1: led-1 { + color =3D ; + function =3D LED_FUNCTION_LAN; + gpios =3D <&gpio4 RK_PC5 GPIO_ACTIVE_HIGH>; + label =3D "led1"; + linux,default-trigger =3D "netdev"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&led1_h>; + }; + + led2: led-2 { + color =3D ; + function =3D LED_FUNCTION_LAN; + gpios =3D <&gpio2 RK_PB0 GPIO_ACTIVE_HIGH>; + label =3D "led2"; + linux,default-trigger =3D "netdev"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&led2_h>; + }; + }; + + usb3_port2_5v: regulator-usb3-port2-5v { + compatible =3D "regulator-fixed"; + enable-active-high; + gpios =3D <&gpio0 RK_PC7 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&usb3_host_pwren_h>; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + regulator-name =3D "usb3_port2_5v"; + vin-supply =3D <&vcc5v0_sys_s5>; + }; + + vcc12v_dcin: regulator-vcc12v-dcin { + compatible =3D "regulator-fixed"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <12000000>; + regulator-max-microvolt =3D <12000000>; + regulator-name =3D "vcc12v_dcin"; + }; + + vcc3v3_m2_keym: regulator-vcc3v3-m2-keym { + compatible =3D "regulator-fixed"; + enable-active-high; + gpios =3D <&gpio0 RK_PD3 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pcie0_pwren_h>; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-name =3D "vcc3v3_m2_keym"; + vin-supply =3D <&vcc5v0_sys_s5>; + }; + + vcc3v3_sd_s0: regulator-vcc3v3-sd-s0 { + compatible =3D "regulator-fixed"; + enable-active-high; + gpios =3D <&gpio0 RK_PB6 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&sdmmc0_pwren_h>; + regulator-boot-on; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-name =3D "vcc3v3_sd_s0"; + vin-supply =3D <&vcc_3v3_s3>; + }; + + vcc5v0_sys_s5: regulator-vcc5v0-sys-s5 { + compatible =3D "regulator-fixed"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + regulator-name =3D "vcc5v0_sys_s5"; + vin-supply =3D <&vcc12v_dcin>; + }; + + vcc5v0_usb_otg0: regulator-vcc5v0-usb-otg0 { + compatible =3D "regulator-fixed"; + enable-active-high; + gpios =3D <&gpio0 RK_PD1 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&usb_otg0_pwren_h>; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + regulator-name =3D "vcc5v0_usb_otg0"; + vin-supply =3D <&vcc5v0_sys_s5>; + }; + + vcc5v_hdmi_tx: regulator-vcc5v-hdmi-tx { + compatible =3D "regulator-fixed"; + regulator-always-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + regulator-name =3D "vcc5v_hdmi_tx"; + vin-supply =3D <&vcc5v0_sys_s5>; + }; + + vcc_1v1_nldo_s3: regulator-vcc-1v1-nldo-s3 { + compatible =3D "regulator-fixed"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1100000>; + regulator-max-microvolt =3D <1100000>; + regulator-name =3D "vcc_1v1_nldo_s3"; + vin-supply =3D <&vcc5v0_sys_s5>; + }; + + vcc_2v0_pldo_s3: regulator-vcc-2v0-pldo-s3 { + compatible =3D "regulator-fixed"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <2000000>; + regulator-max-microvolt =3D <2000000>; + regulator-name =3D "vcc_2v0_pldo_s3"; + vin-supply =3D <&vcc5v0_sys_s5>; + }; + + vcc_3v3_s0: regulator-vcc-3v3-s0 { + compatible =3D "regulator-fixed"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-name =3D "vcc_3v3_s0"; + vin-supply =3D <&vcc_3v3_s3>; + }; + + sound { + compatible =3D "simple-audio-card"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&hp_det_l>; + + simple-audio-card,format =3D "i2s"; + simple-audio-card,hp-det-gpios =3D <&gpio2 RK_PD6 GPIO_ACTIVE_LOW>; + simple-audio-card,mclk-fs =3D <256>; + simple-audio-card,name =3D "realtek,rt5616-codec"; + + simple-audio-card,routing =3D + "Headphones", "HPOL", + "Headphones", "HPOR", + "IN1P", "Microphone Jack"; + simple-audio-card,widgets =3D + "Headphone", "Headphone Jack", + "Microphone", "Microphone Jack"; + + simple-audio-card,codec { + sound-dai =3D <&rt5616>; + }; + + simple-audio-card,cpu { + sound-dai =3D <&sai2>; + }; + }; +}; + +&combphy0_ps { + status =3D "okay"; +}; + +&combphy1_psu { + status =3D "okay"; +}; + +&cpu_b0 { + cpu-supply =3D <&vdd_cpu_big_s0>; +}; + +&cpu_b1 { + cpu-supply =3D <&vdd_cpu_big_s0>; +}; + +&cpu_b2 { + cpu-supply =3D <&vdd_cpu_big_s0>; +}; + +&cpu_b3 { + cpu-supply =3D <&vdd_cpu_big_s0>; +}; + +&cpu_l0 { + cpu-supply =3D <&vdd_cpu_lit_s0>; +}; + +&cpu_l1 { + cpu-supply =3D <&vdd_cpu_lit_s0>; +}; + +&cpu_l2 { + cpu-supply =3D <&vdd_cpu_lit_s0>; +}; + +&cpu_l3 { + cpu-supply =3D <&vdd_cpu_lit_s0>; +}; + +&fspi1m1_pins { + /* gpio1_d5, gpio1_c4-c7 (clk, d0-d4) are for spi nor flash */ + /* gpio1_d0-d4 muxed to sai2 audio functions */ + rockchip,pins =3D + <1 RK_PD5 3 &pcfg_pull_none>, + <1 RK_PC4 3 &pcfg_pull_none>, + <1 RK_PC5 3 &pcfg_pull_none>, + <1 RK_PC6 3 &pcfg_pull_none>, + <1 RK_PC7 3 &pcfg_pull_none>; +}; + +&gmac0 { + clock_in_out =3D "output"; + phy-handle =3D <&rgmii_phy0>; + phy-mode =3D "rgmii-id"; + phy-supply =3D <&vcc_3v3_s3>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <ð0m0_miim>, + <ð0m0_tx_bus2>, + <ð0m0_rx_bus2>, + <ð0m0_rgmii_clk>, + <ð0m0_rgmii_bus>; + status =3D "okay"; +}; + +&gmac1 { + clock_in_out =3D "output"; + phy-handle =3D <&rgmii_phy1>; + phy-mode =3D "rgmii-id"; + phy-supply =3D <&vcc_3v3_s3>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <ð1m0_miim>, + <ð1m0_tx_bus2>, + <ð1m0_rx_bus2>, + <ð1m0_rgmii_clk>, + <ð1m0_rgmii_bus>; + status =3D "okay"; +}; + +&gpu { + mali-supply =3D <&vdd_gpu_s0>; + status =3D "okay"; +}; + +&hdmi { + status =3D "okay"; +}; + +&hdmi_in { + hdmi_in_vp0: endpoint { + remote-endpoint =3D <&vp0_out_hdmi>; + }; +}; + +&hdmi_out { + hdmi_out_con: endpoint { + remote-endpoint =3D <&hdmi_con_in>; + }; +}; + +&hdptxphy { + status =3D "okay"; +}; + +&i2c1 { + status =3D "okay"; + + pmic@23 { + compatible =3D "rockchip,rk806"; + reg =3D <0x23>; + #gpio-cells =3D <2>; + gpio-controller; + interrupt-parent =3D <&gpio0>; + interrupts =3D <6 IRQ_TYPE_LEVEL_LOW>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pmic_pins>, <&rk806_dvs1_null>, + <&rk806_dvs2_null>, <&rk806_dvs3_null>; + system-power-controller; + + vcc1-supply =3D <&vcc5v0_sys_s5>; + vcc2-supply =3D <&vcc5v0_sys_s5>; + vcc3-supply =3D <&vcc5v0_sys_s5>; + vcc4-supply =3D <&vcc5v0_sys_s5>; + vcc5-supply =3D <&vcc5v0_sys_s5>; + vcc6-supply =3D <&vcc5v0_sys_s5>; + vcc7-supply =3D <&vcc5v0_sys_s5>; + vcc8-supply =3D <&vcc5v0_sys_s5>; + vcc9-supply =3D <&vcc5v0_sys_s5>; + vcc10-supply =3D <&vcc5v0_sys_s5>; + vcc11-supply =3D <&vcc_2v0_pldo_s3>; + vcc12-supply =3D <&vcc5v0_sys_s5>; + vcc13-supply =3D <&vcc_1v1_nldo_s3>; + vcc14-supply =3D <&vcc_1v1_nldo_s3>; + vcca-supply =3D <&vcc5v0_sys_s5>; + + rk806_dvs1_null: dvs1-null-pins { + pins =3D "gpio_pwrctrl1"; + function =3D "pin_fun0"; + }; + + rk806_dvs1_slp: dvs1-slp-pins { + pins =3D "gpio_pwrctrl1"; + function =3D "pin_fun1"; + }; + + rk806_dvs1_pwrdn: dvs1-pwrdn-pins { + pins =3D "gpio_pwrctrl1"; + function =3D "pin_fun2"; + }; + + rk806_dvs1_rst: dvs1-rst-pins { + pins =3D "gpio_pwrctrl1"; + function =3D "pin_fun3"; + }; + + rk806_dvs2_null: dvs2-null-pins { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun0"; + }; + + rk806_dvs2_slp: dvs2-slp-pins { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun1"; + }; + + rk806_dvs2_pwrdn: dvs2-pwrdn-pins { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun2"; + }; + + rk806_dvs2_rst: dvs2-rst-pins { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun3"; + }; + + rk806_dvs2_dvs: dvs2-dvs-pins { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun4"; + }; + + rk806_dvs2_gpio: dvs2-gpio-pins { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun5"; + }; + + rk806_dvs3_null: dvs3-null-pins { + pins =3D "gpio_pwrctrl3"; + function =3D "pin_fun0"; + }; + + rk806_dvs3_slp: dvs3-slp-pins { + pins =3D "gpio_pwrctrl3"; + function =3D "pin_fun1"; + }; + + rk806_dvs3_pwrdn: dvs3-pwrdn-pins { + pins =3D "gpio_pwrctrl3"; + function =3D "pin_fun2"; + }; + + rk806_dvs3_rst: dvs3-rst-pins { + pins =3D "gpio_pwrctrl3"; + function =3D "pin_fun3"; + }; + + rk806_dvs3_dvs: dvs3-dvs-pins { + pins =3D "gpio_pwrctrl3"; + function =3D "pin_fun4"; + }; + + rk806_dvs3_gpio: dvs3-gpio-pins { + pins =3D "gpio_pwrctrl3"; + function =3D "pin_fun5"; + }; + + regulators { + vdd_cpu_big_s0: dcdc-reg1 { + regulator-always-on; + regulator-boot-on; + regulator-enable-ramp-delay =3D <400>; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <950000>; + regulator-name =3D "vdd_cpu_big_s0"; + regulator-ramp-delay =3D <12500>; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_npu_s0: dcdc-reg2 { + regulator-boot-on; + regulator-enable-ramp-delay =3D <400>; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <950000>; + regulator-name =3D "vdd_npu_s0"; + regulator-ramp-delay =3D <12500>; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_cpu_lit_s0: dcdc-reg3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <950000>; + regulator-name =3D "vdd_cpu_lit_s0"; + regulator-ramp-delay =3D <12500>; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt =3D <750000>; + }; + }; + + vcc_3v3_s3: dcdc-reg4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-name =3D "vcc_3v3_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <3300000>; + }; + }; + + vdd_gpu_s0: dcdc-reg5 { + regulator-boot-on; + regulator-enable-ramp-delay =3D <400>; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <900000>; + regulator-name =3D "vdd_gpu_s0"; + regulator-ramp-delay =3D <12500>; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt =3D <850000>; + }; + }; + + vddq_ddr_s0: dcdc-reg6 { + regulator-always-on; + regulator-boot-on; + regulator-name =3D "vddq_ddr_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_logic_s0: dcdc-reg7 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <800000>; + regulator-name =3D "vdd_logic_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_1v8_s3: dcdc-reg8 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-name =3D "vcc_1v8_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <1800000>; + }; + }; + + vdd2_ddr_s3: dcdc-reg9 { + regulator-always-on; + regulator-boot-on; + regulator-name =3D "vdd2_ddr_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + vdd_ddr_s0: dcdc-reg10 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <1200000>; + regulator-name =3D "vdd_ddr_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcca_1v8_s0: pldo-reg1 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-name =3D "vcca_1v8_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcca1v8_pldo2_s0: pldo-reg2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-name =3D "vcca1v8_pldo2_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdda_1v2_s0: pldo-reg3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-name =3D "vdda_1v2_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcca_3v3_s0: pldo-reg4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-name =3D "vcca_3v3_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vccio_sd_s0: pldo-reg5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <3300000>; + regulator-name =3D "vccio_sd_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcca1v8_pldo6_s3: pldo-reg6 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-name =3D "vcca1v8_pldo6_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <1800000>; + }; + }; + + vdd_0v75_s3: nldo-reg1 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <750000>; + regulator-max-microvolt =3D <750000>; + regulator-name =3D "vdd_0v75_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <750000>; + }; + }; + + vdda_ddr_pll_s0: nldo-reg2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <850000>; + regulator-max-microvolt =3D <850000>; + regulator-name =3D "vdda_ddr_pll_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdda0v75_hdmi_s0: nldo-reg3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <837500>; + regulator-max-microvolt =3D <837500>; + regulator-name =3D "vdda0v75_hdmi_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdda_0v85_s0: nldo-reg4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <850000>; + regulator-max-microvolt =3D <850000>; + regulator-name =3D "vdda_0v85_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdda_0v75_s0: nldo-reg5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <750000>; + regulator-max-microvolt =3D <750000>; + regulator-name =3D "vdda_0v75_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + }; + }; +}; + +&i2c2 { + status =3D "okay"; + + hym8563: rtc@51 { + compatible =3D "haoyu,hym8563"; + reg =3D <0x51>; + #clock-cells =3D <0>; + clock-output-names =3D "hym8563"; + interrupt-parent =3D <&gpio0>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&hym8563_int>; + wakeup-source; + }; +}; + +&i2c5 { + clock-frequency =3D <200000>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2c5m3_xfer>; + status =3D "okay"; + + rt5616: audio-codec@1b { + compatible =3D "realtek,rt5616"; + reg =3D <0x1b>; + assigned-clocks =3D <&cru CLK_SAI2_MCLKOUT>; + assigned-clock-rates =3D <12288000>; + clocks =3D <&cru CLK_SAI2_MCLKOUT>; + clock-names =3D "mclk"; + #sound-dai-cells =3D <0>; + }; +}; + +&mdio0 { + rgmii_phy0: phy@1 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <0x1>; + clocks =3D <&cru REFCLKO25M_GMAC0_OUT>; + interrupt-parent =3D <&gpio2>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&gmac0_int>, <&gmac0_rst>; + reset-assert-us =3D <20000>; + reset-deassert-us =3D <100000>; + reset-gpios =3D <&gpio2 RK_PB5 GPIO_ACTIVE_LOW>; + }; +}; + +&mdio1 { + rgmii_phy1: phy@1 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <0x1>; + clocks =3D <&cru REFCLKO25M_GMAC1_OUT>; + interrupt-parent =3D <&gpio3>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&gmac1_int>, <&gmac1_rst>; + reset-assert-us =3D <20000>; + reset-deassert-us =3D <100000>; + reset-gpios =3D <&gpio3 RK_PA3 GPIO_ACTIVE_LOW>; + }; +}; + +&pcie0 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pcie0_perstn>; + reset-gpios =3D <&gpio2 RK_PB4 GPIO_ACTIVE_HIGH>; + vpcie3v3-supply =3D <&vcc3v3_m2_keym>; + status =3D "okay"; +}; + +&pinctrl { + gmac { + gmac0_int: gmac0-int { + rockchip,pins =3D <2 RK_PB1 RK_FUNC_GPIO &pcfg_pull_up>; + }; + gmac0_rst: gmac0-rst { + rockchip,pins =3D <2 RK_PB5 RK_FUNC_GPIO &pcfg_pull_none>; + }; + gmac1_int: gmac1-int { + rockchip,pins =3D <3 RK_PA2 RK_FUNC_GPIO &pcfg_pull_up>; + }; + gmac1_rst: gmac1-rst { + rockchip,pins =3D <3 RK_PA3 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + hym8563 { + hym8563_int: hym8563-int { + rockchip,pins =3D <0 RK_PA5 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; + + keys { + usr_button_l: usr-button-l { + rockchip,pins =3D <1 RK_PA0 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; + + leds { + led_sys_h: led-sys-h { + rockchip,pins =3D <2 RK_PB3 RK_FUNC_GPIO &pcfg_pull_none>; + }; + led1_h: led1-h { + rockchip,pins =3D <4 RK_PC5 RK_FUNC_GPIO &pcfg_pull_none>; + }; + led2_h: led2-h { + rockchip,pins =3D <2 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + pcie { + pcie0_pwren_h: pcie0-pwren-h { + rockchip,pins =3D <0 RK_PD3 RK_FUNC_GPIO &pcfg_pull_none>; + }; + pcie0_perstn: pcie0-perstn { + rockchip,pins =3D <2 RK_PB4 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; + + sdmmc { + sdmmc0_pwren_h: sdmmc0-pwren-h { + rockchip,pins =3D <0 RK_PB6 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; + + sound { + hp_det_l: hp-det-l { + rockchip,pins =3D <2 RK_PD6 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + usb { + usb3_host_pwren_h: usb3-host-pwren-h { + rockchip,pins =3D <0 RK_PC7 RK_FUNC_GPIO &pcfg_pull_none>; + }; + usb_otg0_pwren_h: usb-otg0-pwren-h { + rockchip,pins =3D <0 RK_PD1 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; +}; + +&sai2 { + status =3D "okay"; +}; + +&saradc { + vref-supply =3D <&vcca_1v8_s0>; + status =3D "okay"; +}; + +&sdmmc { + bus-width =3D <4>; + cap-mmc-highspeed; + cap-sd-highspeed; + disable-wp; + no-mmc; + no-sdio; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&sdmmc0_clk>, <&sdmmc0_cmd>, <&sdmmc0_det>, <&sdmmc0_bus4>; + sd-uhs-sdr104; + vmmc-supply =3D <&vcc_3v3_s3>; + vqmmc-supply =3D <&vcc3v3_sd_s0>; + status =3D "okay"; +}; + +&sfc1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&fspi1m1_csn0>, <&fspi1m1_pins>; + status =3D "okay"; + + flash@0 { + compatible =3D "jedec,spi-nor"; + reg =3D <0>; + m25p,fast-read; + spi-max-frequency =3D <50000000>; + spi-rx-bus-width =3D <4>; + spi-tx-bus-width =3D <1>; + vcc-supply =3D <&vcc_1v8_s3>; + }; +}; + +&u2phy0 { + status =3D "okay"; +}; + +&u2phy0_otg { + phy-supply =3D <&vcc5v0_usb_otg0>; + status =3D "okay"; +}; + +&u2phy1 { + status =3D "okay"; +}; + +&u2phy1_otg { + phy-supply =3D <&usb3_port2_5v>; + status =3D "okay"; +}; + +&uart0 { + status =3D "okay"; +}; + +&usbdp_phy { + status =3D "okay"; +}; + +&usb_drd0_dwc3 { + dr_mode =3D "otg"; + extcon =3D <&u2phy0>; + status =3D "okay"; +}; + +&usb_drd1_dwc3 { + dr_mode =3D "host"; + status =3D "okay"; +}; + +&vop { + status =3D "okay"; +}; + +&vop_mmu { + status =3D "okay"; +}; + +&vp0 { + vp0_out_hdmi: endpoint@ROCKCHIP_VOP2_EP_HDMI0 { + reg =3D ; + remote-endpoint =3D <&hdmi_in_vp0>; + }; +}; + +&wdt { + status =3D "okay"; +}; --=20 2.39.5