From nobody Wed Oct 8 12:53:54 2025 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BC6B712E5D; Fri, 27 Jun 2025 17:25:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751045111; cv=none; b=d09nRySnJ/8mt9fnkz9Hba3jPAMpZZMu2FK64VFmWTtlHCsg3HokOPc03BRKTN/fSg13Q+Ms6JAUBqPApxbataZu8nu9ox8nYXYY/Yx6pr++FwssRhXew6raKr9466zA/z/I4iYpys1gZHF1TokaWO0aVhhmDNCEyZ+ERhftG/c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751045111; c=relaxed/simple; bh=sHk5RpacHVScooaj/Y+sk96HDvaUhpAnndDJawkuV2o=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=MNcc/fKLMm1TsSbfoEbVnNgsMY1MHbqbiBJ5LhCbIIl5zyCxIIX/E86SLZwcFDh/X4PwhvokJl1wllgdfzG4CjiueotZWewA36Ws/aa6gCU9nM0zlGFAMYx+GUjb+6Vd28IgLFjFUG+us5S8QJfX1N3xkMv6WAXfF+BBZscq2uI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=tNe1ixy7; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="tNe1ixy7" Received: by smtp.kernel.org (Postfix) with ESMTPSA id C420BC4CEED; Fri, 27 Jun 2025 17:25:07 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1751045110; bh=sHk5RpacHVScooaj/Y+sk96HDvaUhpAnndDJawkuV2o=; h=From:Date:Subject:References:In-Reply-To:To:Cc:From; b=tNe1ixy75qgwX291WZrclumD+DTCfGJHRD7MA81ngrUExqd0HMMufV2qTA644OQQ/ Mr8M12tTVbZsaqQeQEBPcZGAm1/TFi1dmQjeqmMxJJWLdOKs8t6YL1KFJFrBSTLPdJ HV41SIObrf8IYJ2wp679bSpczKCzcR81RipLZiKWDeZF40IDdTCbS8nBy4m48JJLNp W7Uoq0C9QeXMsa5MpWeOX2dispoDKzgOaIPRdAZIKzatWqkkU/GWzzUddZsomumGUW r946f4GmWFSNV2I0NAFFnM8cCfPm4UDpNjVXul2JqW3RYejcvwR6Co04r7kUcATwzD aXRBdHFjc0OOw== From: Mark Brown Date: Fri, 27 Jun 2025 18:20:44 +0100 Subject: [PATCH 1/3] arm64/hwcap: Add hwcap for FEAT_LSFE Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250627-arm64-lsfe-v1-1-68351c4bf741@kernel.org> References: <20250627-arm64-lsfe-v1-0-68351c4bf741@kernel.org> In-Reply-To: <20250627-arm64-lsfe-v1-0-68351c4bf741@kernel.org> To: Catalin Marinas , Will Deacon , Jonathan Corbet , Marc Zyngier , Oliver Upton , Joey Gouly , Suzuki K Poulose , Shuah Khan Cc: linux-arm-kernel@lists.infradead.org, linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, kvmarm@lists.linux.dev, linux-kselftest@vger.kernel.org, Mark Brown X-Mailer: b4 0.15-dev-cff91 X-Developer-Signature: v=1; a=openpgp-sha256; l=3594; i=broonie@kernel.org; h=from:subject:message-id; bh=sHk5RpacHVScooaj/Y+sk96HDvaUhpAnndDJawkuV2o=; b=owEBbQGS/pANAwAKASTWi3JdVIfQAcsmYgBoXtPuXYjTexLVMi4SmHohaF0nZH+CHJyBlxP61 XPZKn+1HG2JATMEAAEKAB0WIQSt5miqZ1cYtZ/in+ok1otyXVSH0AUCaF7T7gAKCRAk1otyXVSH 0ERaB/9dXvOm+cbmv7v9o3lOh1PeSQC0Rm37Zukor8cHGUsDkm+kz4Kr+7whChuBpJwL8Y3SCoo exNu35wyXEVD9bZYZT7OQiHKpxDVPukH1vb1jG2BAipmA2HoTT3zpviYY7PgudARwAdvb+hL2h3 HvpJuDyMYLkzhKe8BrKUbZxFaBWOk566Qy/x22t0QWCsmZ5iDREAaaQa7VcGzmXNJ+mkGlLsDxj 1UYrzTrBXDdg2mOou/LJQt4TlCNS6E1A4r15Mwmrh8W/7P1y5rJ/G6RVg2Woyiu/DOh1xq4t926 JsxvvdCBQ6wtvdPpgsg9xlgDqNcTGIpYuK3vMZ0JJCFjPy9P X-Developer-Key: i=broonie@kernel.org; a=openpgp; fpr=3F2568AAC26998F9E813A1C5C3F436CA30F5D8EB FEAT_LSFE (Large System Float Extension), providing atomic floating point memory operations, is optional from v9.5. This feature adds no new architectural stare and we have no immediate use for it in the kernel so simply provide a hwcap for it to support discovery by userspace. Signed-off-by: Mark Brown Reviewed-by: Ben Horgan --- Documentation/arch/arm64/elf_hwcaps.rst | 4 ++++ arch/arm64/include/asm/hwcap.h | 1 + arch/arm64/include/uapi/asm/hwcap.h | 1 + arch/arm64/kernel/cpufeature.c | 2 ++ arch/arm64/kernel/cpuinfo.c | 1 + 5 files changed, 9 insertions(+) diff --git a/Documentation/arch/arm64/elf_hwcaps.rst b/Documentation/arch/a= rm64/elf_hwcaps.rst index 69d7afe56853..aafb969ca263 100644 --- a/Documentation/arch/arm64/elf_hwcaps.rst +++ b/Documentation/arch/arm64/elf_hwcaps.rst @@ -435,6 +435,10 @@ HWCAP2_SME_SF8DP4 HWCAP2_POE Functionality implied by ID_AA64MMFR3_EL1.S1POE =3D=3D 0b0001. =20 +HWCAP3_LSFE + Functionality implied by ID_AA64ISAR3_EL1.LSFE =3D=3D 0b0001 + + 4. Unused AT_HWCAP bits ----------------------- =20 diff --git a/arch/arm64/include/asm/hwcap.h b/arch/arm64/include/asm/hwcap.h index 1c3f9617d54f..f8d02c14e5a2 100644 --- a/arch/arm64/include/asm/hwcap.h +++ b/arch/arm64/include/asm/hwcap.h @@ -176,6 +176,7 @@ #define KERNEL_HWCAP_POE __khwcap2_feature(POE) =20 #define __khwcap3_feature(x) (const_ilog2(HWCAP3_ ## x) + 128) +#define KERNEL_HWCAP_LSFE __khwcap3_feature(LSFE) =20 /* * This yields a mask that user programs can use to figure out what diff --git a/arch/arm64/include/uapi/asm/hwcap.h b/arch/arm64/include/uapi/= asm/hwcap.h index 705a7afa8e58..339b9dbf7cfc 100644 --- a/arch/arm64/include/uapi/asm/hwcap.h +++ b/arch/arm64/include/uapi/asm/hwcap.h @@ -143,5 +143,6 @@ /* * HWCAP3 flags - for AT_HWCAP3 */ +#define HWCAP3_LSFE (1 << 0) =20 #endif /* _UAPI__ASM_HWCAP_H */ diff --git a/arch/arm64/kernel/cpufeature.c b/arch/arm64/kernel/cpufeature.c index b34044e20128..726054ac8091 100644 --- a/arch/arm64/kernel/cpufeature.c +++ b/arch/arm64/kernel/cpufeature.c @@ -278,6 +278,7 @@ static const struct arm64_ftr_bits ftr_id_aa64isar2[] = =3D { =20 static const struct arm64_ftr_bits ftr_id_aa64isar3[] =3D { ARM64_FTR_BITS(FTR_VISIBLE, FTR_NONSTRICT, FTR_LOWER_SAFE, ID_AA64ISAR3_E= L1_FPRCVT_SHIFT, 4, 0), + ARM64_FTR_BITS(FTR_VISIBLE, FTR_NONSTRICT, FTR_LOWER_SAFE, ID_AA64ISAR3_E= L1_LSFE_SHIFT, 4, 0), ARM64_FTR_BITS(FTR_VISIBLE, FTR_NONSTRICT, FTR_LOWER_SAFE, ID_AA64ISAR3_E= L1_FAMINMAX_SHIFT, 4, 0), ARM64_FTR_END, }; @@ -3175,6 +3176,7 @@ static const struct arm64_cpu_capabilities arm64_elf_= hwcaps[] =3D { HWCAP_CAP(ID_AA64ISAR1_EL1, I8MM, IMP, CAP_HWCAP, KERNEL_HWCAP_I8MM), HWCAP_CAP(ID_AA64ISAR2_EL1, LUT, IMP, CAP_HWCAP, KERNEL_HWCAP_LUT), HWCAP_CAP(ID_AA64ISAR3_EL1, FAMINMAX, IMP, CAP_HWCAP, KERNEL_HWCAP_FAMINM= AX), + HWCAP_CAP(ID_AA64ISAR3_EL1, LSFE, IMP, CAP_HWCAP, KERNEL_HWCAP_LSFE), HWCAP_CAP(ID_AA64MMFR2_EL1, AT, IMP, CAP_HWCAP, KERNEL_HWCAP_USCAT), #ifdef CONFIG_ARM64_SVE HWCAP_CAP(ID_AA64PFR0_EL1, SVE, IMP, CAP_HWCAP, KERNEL_HWCAP_SVE), diff --git a/arch/arm64/kernel/cpuinfo.c b/arch/arm64/kernel/cpuinfo.c index c1f2b6b04b41..2a1efe8e1fdf 100644 --- a/arch/arm64/kernel/cpuinfo.c +++ b/arch/arm64/kernel/cpuinfo.c @@ -160,6 +160,7 @@ static const char *const hwcap_str[] =3D { [KERNEL_HWCAP_SME_SFEXPA] =3D "smesfexpa", [KERNEL_HWCAP_SME_STMOP] =3D "smestmop", [KERNEL_HWCAP_SME_SMOP4] =3D "smesmop4", + [KERNEL_HWCAP_LSFE] =3D "lsfe", }; =20 #ifdef CONFIG_COMPAT --=20 2.39.5 From nobody Wed Oct 8 12:53:54 2025 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C07222EAD13; Fri, 27 Jun 2025 17:25:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751045113; cv=none; b=ByJvLzAe2Pi9yssSc86EGZniF1EIp0VRmT1edLBAdVmpOhbRsfXmAoFhN5NlPp34DiTuaaHxmEClEwVVxc09++UDL/5TYgZfu72kXfGrlW9LeWy8RsC//XtyIbIYLJsNrk7D9pj/qLF1mFU2HXuzXyc4bK2+Lp5DOOt1WYes9YI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751045113; c=relaxed/simple; bh=90CTXdhM4nXMyJJrevGmqFnP/+4mWVosryCVClyymX0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=uNQTH+AQM/+B9VfMZvAbhYvvA5Sy/xG2GgPNuaBtg06jhqXS+siqiX34aSSHErn+8rjl+vjWQwQ/KLH+eYWf3GUgxMn/2rVepAPEzawDqtPB6AQqKWT28SemzePYL4MyLTjiSuvOf0c+g5s7mdrH/9g29mDUjOJQgJvQfsv7/8Q= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=acs+QkaA; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="acs+QkaA" Received: by smtp.kernel.org (Postfix) with ESMTPSA id B5F2FC4CEEF; Fri, 27 Jun 2025 17:25:10 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1751045113; bh=90CTXdhM4nXMyJJrevGmqFnP/+4mWVosryCVClyymX0=; h=From:Date:Subject:References:In-Reply-To:To:Cc:From; b=acs+QkaApBJ4j866g1JzSz4mabzMzDW/EbRNQufSODvNdSW5J+TUwkNy2ltyNwfxf S/uO7eEust3ue0lx77kAgy3XPEGut1hMwWrxsQ/BanH/TXTiMKHeUpPkgYxrbCEKBS aLlX2M7oGQAjpOvbqCU/9sZPtVzFaCdbjlSr0wtGALl2syRbs6I702m2Mn1NK9vc0X NKAtMyKCwuwlB1uU5zoo1+X19QzQySq+0G9vgiDYjOlpRNsQdzYpl5AiV1/a7ZLoPs YXxMFeXZpsklmoYxLLhULmndQsVjWhmEkE3H3c3b6HDw8bSE+z0tl36IeNBslm4mlz HB5N7mgvQoqSw== From: Mark Brown Date: Fri, 27 Jun 2025 18:20:45 +0100 Subject: [PATCH 2/3] KVM: arm64: Expose FEAT_LSFE to guests Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250627-arm64-lsfe-v1-2-68351c4bf741@kernel.org> References: <20250627-arm64-lsfe-v1-0-68351c4bf741@kernel.org> In-Reply-To: <20250627-arm64-lsfe-v1-0-68351c4bf741@kernel.org> To: Catalin Marinas , Will Deacon , Jonathan Corbet , Marc Zyngier , Oliver Upton , Joey Gouly , Suzuki K Poulose , Shuah Khan Cc: linux-arm-kernel@lists.infradead.org, linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, kvmarm@lists.linux.dev, linux-kselftest@vger.kernel.org, Mark Brown X-Mailer: b4 0.15-dev-cff91 X-Developer-Signature: v=1; a=openpgp-sha256; l=1325; i=broonie@kernel.org; h=from:subject:message-id; bh=90CTXdhM4nXMyJJrevGmqFnP/+4mWVosryCVClyymX0=; b=owEBbQGS/pANAwAKASTWi3JdVIfQAcsmYgBoXtPvo1Q9IWlfzKdT2SxDbt/hCcoPGNEpIsh/n gf0f1HU6JiJATMEAAEKAB0WIQSt5miqZ1cYtZ/in+ok1otyXVSH0AUCaF7T7wAKCRAk1otyXVSH 0FQ9B/9/31gIL2CSNg29xUMAoNbUdzwpDLkOhtKr0sZD8J8Azdb7a9Y1I55DicWXIYc6+7dMUQy tGeufBHdm+WUCloBnS9xwszmL9FzhyLcfwFiMt11+RN7H0ZAMvYEr9dGwHgouNr5GZ50fMZQkQF /05yQK7m7tUBD/8JYAwvoRfRQ8iRRjCBMIHZwiUnEVJ+FlhF/xJuVsoYO/BaQPxfTJb2/77CM2B 4+t555LIJiQ/wtwETAUZUpyM9iAAislTccKpyGVuPg+a4TzrwJIDDMufJP7oxrkCbp/0QtfE3lQ f1QrsxPfN/gt6ARLWACnW6K+/Vb89ZoZJOXmLLQVaqew2m+N X-Developer-Key: i=broonie@kernel.org; a=openpgp; fpr=3F2568AAC26998F9E813A1C5C3F436CA30F5D8EB FEAT_LSFE (Large System Float Extension), providing atomic floating point memory operations, is optional from v9.5. This feature adds no new architectural state, expose the relevant ID register field to guests so they can discover it. Signed-off-by: Mark Brown Reviewed-by: Ben Horgan --- arch/arm64/kvm/sys_regs.c | 4 +++- 1 file changed, 3 insertions(+), 1 deletion(-) diff --git a/arch/arm64/kvm/sys_regs.c b/arch/arm64/kvm/sys_regs.c index 76c2f0da821f..be685422bf9b 100644 --- a/arch/arm64/kvm/sys_regs.c +++ b/arch/arm64/kvm/sys_regs.c @@ -1636,7 +1636,8 @@ static u64 __kvm_read_sanitised_id_reg(const struct k= vm_vcpu *vcpu, val &=3D ~ARM64_FEATURE_MASK(ID_AA64ISAR2_EL1_WFxT); break; case SYS_ID_AA64ISAR3_EL1: - val &=3D ID_AA64ISAR3_EL1_FPRCVT | ID_AA64ISAR3_EL1_FAMINMAX; + val &=3D ID_AA64ISAR3_EL1_FPRCVT | ID_AA64ISAR3_EL1_LSFE | + ID_AA64ISAR3_EL1_FAMINMAX; break; case SYS_ID_AA64MMFR2_EL1: val &=3D ~ID_AA64MMFR2_EL1_CCIDX_MASK; @@ -2921,6 +2922,7 @@ static const struct sys_reg_desc sys_reg_descs[] =3D { ID_AA64ISAR2_EL1_APA3 | ID_AA64ISAR2_EL1_GPA3)), ID_WRITABLE(ID_AA64ISAR3_EL1, (ID_AA64ISAR3_EL1_FPRCVT | + ID_AA64ISAR3_EL1_LSFE | ID_AA64ISAR3_EL1_FAMINMAX)), ID_UNALLOCATED(6,4), ID_UNALLOCATED(6,5), --=20 2.39.5 From nobody Wed Oct 8 12:53:54 2025 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 551392EBBA8; Fri, 27 Jun 2025 17:25:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751045116; cv=none; b=UQrOeNJXoWkDxMhZHVOJvzoj3ZnxCkTgtU16RqoPNANqRb3eLe1gVgn6a3gwI2lYzezelqAbrwC5GFsy0Fqwncu+5YKebmSXoquYdMfbeNnDbFqgMXfEHChtX/LnnVLyxj0piuZwvMjLkJwBeK1U6erVWZgN4qY20nQCZQIJUuA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751045116; c=relaxed/simple; bh=lH2UPYp6QCoEhr4YOD4G34RicJOUqUNXtxpfpE/H2hQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=hX0V6KxvJ9zhWAY348ZJjaJZ+pTyH5T3WTaWIFX/6xTPYnW4r14IoPVJHYwj4sJ2eeySlEwLx42CkOeOe089Pn7qUMk9H7oTzzz8NolRhJk7Mqz8ptiZoVpCHMNA8vsd68GM+6kAm5mskSmyhPEzxl3+gVDuQXi6CgtC+G3wffQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=mkF1UUJ/; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="mkF1UUJ/" Received: by smtp.kernel.org (Postfix) with ESMTPSA id AD342C4CEF1; Fri, 27 Jun 2025 17:25:13 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1751045116; bh=lH2UPYp6QCoEhr4YOD4G34RicJOUqUNXtxpfpE/H2hQ=; h=From:Date:Subject:References:In-Reply-To:To:Cc:From; b=mkF1UUJ/jF5LyPnV9B8BJwjRIGHIl8zLQkLQBsrWZKEGb8SBkvLa8jRSNa6qgMQZv pBIIc0622B0Gw2SQ6vVqwWr6289TmMZxjXrA8ZuvvVzIZhVCUMnvrUrlfjbx7S2d+2 AXYocZpqY0qZ4cr1S1ADPeQtAkLpSFYRyS054D8waAKCBQtXM7w5snKxUdq/J/bWAc GsCeURDU6QpyBmLMKdN5n8+cWrLRckFu5MeZCXfBXDFkAMZM+jE6/HIzfm6LHdJJhE 6k079+yJOD0zdKdDxb6RqMnUbktSjcbBjN9KoxQR+yJHbShOXQ9kkzSSDort40GUxK 9++ZdvO+uSIrg== From: Mark Brown Date: Fri, 27 Jun 2025 18:20:46 +0100 Subject: [PATCH 3/3] kselftest/arm64: Add lsfe to the hwcaps test Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250627-arm64-lsfe-v1-3-68351c4bf741@kernel.org> References: <20250627-arm64-lsfe-v1-0-68351c4bf741@kernel.org> In-Reply-To: <20250627-arm64-lsfe-v1-0-68351c4bf741@kernel.org> To: Catalin Marinas , Will Deacon , Jonathan Corbet , Marc Zyngier , Oliver Upton , Joey Gouly , Suzuki K Poulose , Shuah Khan Cc: linux-arm-kernel@lists.infradead.org, linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, kvmarm@lists.linux.dev, linux-kselftest@vger.kernel.org, Mark Brown X-Mailer: b4 0.15-dev-cff91 X-Developer-Signature: v=1; a=openpgp-sha256; l=1403; i=broonie@kernel.org; h=from:subject:message-id; bh=lH2UPYp6QCoEhr4YOD4G34RicJOUqUNXtxpfpE/H2hQ=; b=owEBbQGS/pANAwAKASTWi3JdVIfQAcsmYgBoXtPvHdrwxtM6K55h9ibmBPuatpZ0f6ZPAQ+ii cvW6CW1ddaJATMEAAEKAB0WIQSt5miqZ1cYtZ/in+ok1otyXVSH0AUCaF7T7wAKCRAk1otyXVSH 0IQKB/0TOvdgLavdQtvO6QYDy5rzRWcJ2bv8jmEwtiA6ZLIXdyI8DSOJnxX6gJP6juqegfqPfTz iLvcK7uYQGzTs868wXkYC1LgUVJMX0f3gKSX0wJ6p8cGOduRvD5ZO3MB0ve0CdNP4hgxvaxM2ov Mdv05y+jtfzgNxJht4TI3X4PXwstUNqvphKdetij0jZiV/m+t5l6gLmYbkAJEoAz3kf+p0hkT8k Z9D17eNlB5ptmsmq13v1Qlnz9ya3zr1irOCD5nTMjkpRLXucuLLcrOCmKiwV0a8T7ZApbNJbXsR CHp5ZsrGCMS5LRNT1pH78PzHtRSp4Fpsr4huWOw/79Rkf+LD X-Developer-Key: i=broonie@kernel.org; a=openpgp; fpr=3F2568AAC26998F9E813A1C5C3F436CA30F5D8EB This feature has no traps associated with it so the SIGILL is not reliable. Signed-off-by: Mark Brown Reviewed-by: Ben Horgan --- tools/testing/selftests/arm64/abi/hwcap.c | 21 +++++++++++++++++++++ 1 file changed, 21 insertions(+) diff --git a/tools/testing/selftests/arm64/abi/hwcap.c b/tools/testing/self= tests/arm64/abi/hwcap.c index 35f521e5f41c..9dfca2eb7c41 100644 --- a/tools/testing/selftests/arm64/abi/hwcap.c +++ b/tools/testing/selftests/arm64/abi/hwcap.c @@ -17,6 +17,8 @@ #include #include =20 +#include + #include "../../kselftest.h" =20 #define TESTS_PER_HWCAP 3 @@ -165,6 +167,18 @@ static void lse128_sigill(void) : "cc", "memory"); } =20 +static void lsfe_sigill(void) +{ + float __attribute__ ((aligned (16))) mem =3D 0; + register float *memp asm ("x0") =3D &mem; + + /* LDFADD H0, H0, [X0] */ + asm volatile(".inst 0x7c600000" + : "+r" (memp) + : + : "cc", "memory"); +} + static void lut_sigill(void) { /* LUTI2 V0.16B, { V0.16B }, V[0] */ @@ -758,6 +772,13 @@ static const struct hwcap_data { .cpuinfo =3D "lse128", .sigill_fn =3D lse128_sigill, }, + { + .name =3D "LSFE", + .at_hwcap =3D AT_HWCAP3, + .hwcap_bit =3D HWCAP3_LSFE, + .cpuinfo =3D "lsfe", + .sigill_fn =3D lsfe_sigill, + }, { .name =3D "LUT", .at_hwcap =3D AT_HWCAP2, --=20 2.39.5