From nobody Wed Oct 8 18:16:57 2025 Received: from mail-wm1-f45.google.com (mail-wm1-f45.google.com [209.85.128.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D3609262FC0; Wed, 25 Jun 2025 13:07:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750856840; cv=none; b=nSKJWYD5331+uEiTZ/yXrGUGnIS6mxj07Yn7bTj73IgT614nwfGc/ANGwGIxmVEuCPwl8sdJsSSs0wzw4C2cMXRQ/a3rzZP/hT2TPXjL00h2srbjSSl/Xpm9QOMCfUBaWvuMp1OTSLC+vh1oT9uUCndrmNLgtAb+PZ/ldPncPq8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750856840; c=relaxed/simple; bh=f95DOKQVMep6lO3UUHK3f9g7UT18EOcgr6xRPTyj3xg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=jD3DoeNWdD+QI8W22XGvtYWMAwtQvBMHEvF3kTnwCfAo9DlL6Gt3qeYjutols4CSMIFFB+lNflw6vsuEKXMDcFqYkcqzKTuykG2JEKaZA+NcyGme7aXIKjdOsZESX74bCXAwEkzXFcrDFGunT0SboGKqBIHfm46RcDmeSl6CATc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ed4Yqmx6; arc=none smtp.client-ip=209.85.128.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ed4Yqmx6" Received: by mail-wm1-f45.google.com with SMTP id 5b1f17b1804b1-4537fdec39fso6173505e9.0; Wed, 25 Jun 2025 06:07:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1750856837; x=1751461637; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=9XTvu4T6vOLKw4MlWKI9rFWklghuE8nfkKISZOl5Lrw=; b=ed4Yqmx6pyhny8mSXaXuKNy2jtdn4Sn9vD4YPnPKegkgb1XY/ReTEtWzfzaayBpOPz RKjDXIxQjNYxKZ2mjI32G34QN9XuAv5m693trdzgnVYcT2dq2//tFNdXeUbLbBN3eal5 f9GgMw8BivWsxsYIz3A2qRVhz1TgruCNay9s8P697MvTNhvVQOVawsvdI5ZVScIvU61c 4L2uidswYV+gn3+oUi/2iVeMDYEXbiEeRPz6PY55ZFneTXvzGZ6K408y/whzKVxj5KM3 jLfUJJvYGUEp/HfOmrqP1tjzCO2YXFQPtxc0IVK2zVOABOhmfswlUP2ST6i54ooOzmYs l7Vw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1750856837; x=1751461637; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=9XTvu4T6vOLKw4MlWKI9rFWklghuE8nfkKISZOl5Lrw=; b=PW8lRfw0W4OL5sFI6+CV2PfMGmDdBcgsoh3Wy1L58pF1Pfl8pGKwXoPDFVeZpKHGpS +s26yo2PDRSGVYCazRJz6hY7F7CEwlHInlmzHGFRIhKRkWwP/qoAG3EgNxzRbWI1x0nK 1vbRNWSdeFrxuRqnishgvWN0dq/A5x9mlSiMoWVSRvVSiU0m3IFAYY2p1fVKbXiJwMIB rmeWiImoogDuAF/m9XLJ2P8dEER0kiz9+Agj35CvrIaG0yvDRdkJXJ3LmwZRC0oc3BTC faa+XfdmFULkXqaOGFzN2oux+KcxnDvKbrXW5WkEK6mCrB+5aNBZA3lRV3olqna7W1KT brsQ== X-Forwarded-Encrypted: i=1; AJvYcCUOHaAgxg9XwGvcb7FqpnOoiDb5dYz6PHy8xD2TjguWkpyhDHyD2YlMaKj858mg8/MNOb6wCcRPAmEFpw==@vger.kernel.org, AJvYcCVM3N/xZOczjra2ruwzTr+UanCM+xWV5T+Ojw/r9D2Wz+2pFgMuJ2yLuzsvFe8jqBSHGPvKHcycGd3bij5f@vger.kernel.org, AJvYcCXtKNR5EmRELqDjRqSOTaWFeFuWOXI0x5wd3qCT2ArItoFGGIV/gQ/NuFJu4qBaGh5l1hpjEsskwn6M@vger.kernel.org X-Gm-Message-State: AOJu0YxZzZMcIF+E3y5anG9lbI9efc7DlQuj02XG4LLa0ams2NCMESuy Qk0IcoWBbGxmuEde4Hh0j8ECwO6SGfFTbnCwMaBxjOG6SD64rzp4pH+X X-Gm-Gg: ASbGncv/AwJAulEL34PTX9xp23Ud6DWJPw9TdKlau25ffvNOXqYb/YfxFURCkOxxHfD W2xSSVmgHKKZwQM6gAdHkWYvWiUMyXUZ9v5jfc2m43NrKNEP+3W7jGJ5YHy7g2MeYqZzLJYrYfq 4sSn0Zb3R6gKEX1rio74Y5iZgn0k2bz2EbdJta80jyMKyeKAC2cRlmSabj7JVF2bzbuURi3m1N6 8tCoRjXHt3U6ScnfpInHbQOmejY5FD5nfsp8WNpiJGUo06goMcvu01F19GoXKAg0R1NXCPirGca urz2WxQydNA6im5XhuuRMw5gMOxU0ISRrUUIVPX+xRGvYGpAXmix34/zSJO7TB7TIOBL8uu9xWi RO45IGQ4dObkRRUpYOuD+ X-Google-Smtp-Source: AGHT+IGbo4sOV682McFTuPaUh/THdXf/l4I9qYOuWibwScuv2gUQ3VqqTaJnIUMv0SB6N/CpSkFdoA== X-Received: by 2002:a05:6000:400b:b0:3a4:f52d:8b05 with SMTP id ffacd0b85a97d-3a6ed64b6b0mr2878903f8f.35.1750856834924; Wed, 25 Jun 2025 06:07:14 -0700 (PDT) Received: from iku.example.org ([2a06:5906:61b:2d00:c47e:d783:f875:2c7c]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3a6e810977esm4548501f8f.83.2025.06.25.06.07.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 25 Jun 2025 06:07:14 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Magnus Damm , Bartosz Golaszewski Cc: linux-renesas-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH v2 1/3] dt-bindings: pinctrl: renesas: document RZ/T2H and RZ/N2H SoCs Date: Wed, 25 Jun 2025 14:07:10 +0100 Message-ID: <20250625130712.140778-2-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250625130712.140778-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250625130712.140778-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Document the pin and GPIO controller IP for the Renesas RZ/T2H (R9A09G077) and RZ/N2H (R9A09G087) SoCs, and add the shared DTSI header file used by both the bindings and the driver. The RZ/T2H SoC supports 729 pins, while the RZ/N2H supports 576 pins. Both share the same controller architecture; separate compatible strings are added for each SoC to distinguish them. Co-developed-by: Thierry Bultel Signed-off-by: Thierry Bultel Signed-off-by: Lad Prabhakar --- v1->v2: - Added a new DT binding file --- .../pinctrl/renesas,rzt2h-pinctrl.yaml | 132 ++++++++++++++++++ .../pinctrl/renesas,r9a09g077-pinctrl.h | 22 +++ 2 files changed, 154 insertions(+) create mode 100644 Documentation/devicetree/bindings/pinctrl/renesas,rzt2h= -pinctrl.yaml create mode 100644 include/dt-bindings/pinctrl/renesas,r9a09g077-pinctrl.h diff --git a/Documentation/devicetree/bindings/pinctrl/renesas,rzt2h-pinctr= l.yaml b/Documentation/devicetree/bindings/pinctrl/renesas,rzt2h-pinctrl.ya= ml new file mode 100644 index 000000000000..d3886eab93fe --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/renesas,rzt2h-pinctrl.yaml @@ -0,0 +1,132 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/renesas,rzt2h-pinctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Renesas RZ/T2H Pin and GPIO controller + +maintainers: + - Lad Prabhakar + +description: + The Renesas RZ/T2H SoC features a combined Pin and GPIO controller. + Pin multiplexing and GPIO configuration is performed on a per-pin basis. + Each port features up to 8 pins, each of them configurable for GPIO func= tion + (port mode) or in alternate function mode. + Up to 8 different alternate function modes exist for each single pin. + +properties: + compatible: + enum: + - renesas,r9a09g077-pinctrl # RZ/T2H + - renesas,r9a09g087-pinctrl # RZ/N2H + + reg: + minItems: 1 + items: + - description: Non-safety I/O Port base + - description: Safety I/O Port safety region base + - description: Safety I/O Port Non-safety region base + + reg-names: + minItems: 1 + items: + - const: nsr + - const: srs + - const: srn + + gpio-controller: true + + '#gpio-cells': + const: 2 + description: + The first cell contains the global GPIO port index, constructed usin= g the + RZT2H_GPIO() helper macro from + (e.g. "RZT2H_GPIO(3, 0)" for P03_0). The second cell represents the = consumer + flag, as mentioned in ../gpio/gpio.txt. + + gpio-ranges: + maxItems: 1 + + clocks: + maxItems: 1 + + power-domains: + maxItems: 1 + +additionalProperties: + anyOf: + - type: object + additionalProperties: false + allOf: + - $ref: pincfg-node.yaml# + - $ref: pinmux-node.yaml# + + description: + Pin controller client devices use pin configuration subnodes (chil= dren + and grandchildren) for desired pin configuration. + Client device subnodes use the below standard properties. + + properties: + pinmux: + description: + Values are constructed from GPIO port number, pin number, and + alternate function configuration number using the RZT2H_PORT_P= INMUX() + helper macro from . + pins: true + gpio-hog: true + gpios: true + input: true + input-enable: true + output-enable: true + output-high: true + output-low: true + line-name: true + + - type: object + additionalProperties: + $ref: "#/additionalProperties/anyOf/0" + +allOf: + - $ref: pinctrl.yaml# + +required: + - compatible + - reg + - reg-names + - gpio-controller + - '#gpio-cells' + - gpio-ranges + - clocks + - power-domains + +examples: + - | + #include + #include + + pinctrl@802c0000 { + compatible =3D "renesas,r9a09g077-pinctrl"; + reg =3D <0x802c0000 0x2000>, + <0x812c0000 0x2000>, + <0x802b0000 0x2000>; + reg-names =3D "nsr", "srs", "srn"; + clocks =3D <&cpg CPG_CORE R9A09G077_CLK_PCLKM>; + gpio-controller; + #gpio-cells =3D <2>; + gpio-ranges =3D <&pinctrl 0 0 288>; + power-domains =3D <&cpg>; + + sci_pins: serial0 { + pinmux =3D , /* Tx */ + ; /* Rx */ + }; + + sd1-pwr-en-hog { + gpio-hog; + gpios =3D ; + output-high; + line-name =3D "sd1_pwr_en"; + }; + }; diff --git a/include/dt-bindings/pinctrl/renesas,r9a09g077-pinctrl.h b/incl= ude/dt-bindings/pinctrl/renesas,r9a09g077-pinctrl.h new file mode 100644 index 000000000000..c73a7f25ef5c --- /dev/null +++ b/include/dt-bindings/pinctrl/renesas,r9a09g077-pinctrl.h @@ -0,0 +1,22 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * This header provides constants for Renesas RZ/T2H family pinctrl bindin= gs. + * + * Copyright (C) 2025 Renesas Electronics Corp. + */ + +#ifndef __DT_BINDINGS_PINCTRL_RENESAS_R9A09G077_PINCTRL_H__ +#define __DT_BINDINGS_PINCTRL_RENESAS_R9A09G077_PINCTRL_H__ + +#define RZT2H_PINS_PER_PORT 8 + +/* + * Create the pin index from its bank and position numbers and store in + * the upper 16 bits the alternate function identifier + */ +#define RZT2H_PORT_PINMUX(b, p, f) ((b) * RZT2H_PINS_PER_PORT + (p) | ((f)= << 16)) + +/* Convert a port and pin label to its global pin index */ +#define RZT2H_GPIO(port, pin) ((port) * RZT2H_PINS_PER_PORT + (pin)) + +#endif /* __DT_BINDINGS_PINCTRL_RENESAS_R9A09G057_PINCTRL_H__ */ --=20 2.49.0 From nobody Wed Oct 8 18:16:57 2025 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 408C5262FC5; Wed, 25 Jun 2025 13:07:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750856842; cv=none; b=t0L4SJatfeSiKuyBjkM1rjVzMvckuYCuPBkbKc+ccTSpKOH1rG8rG8ALPx9bIU8na6Vov7F1n870Jk7CF31VJioTKoUyXThtWQov3DtZFjv4sPMMtPu5WVbAXqYcWuTQjwGCRwJBcfxW/6URyUqw86d2PY7Bc6osuffX67X3Q1M= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750856842; c=relaxed/simple; bh=CIOAYNkQa9gCsrNMGq+Ec7Dgip602qzk7j93Pn/aMFI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=mBOSlvGgBr3kNhkL/jgMYoJc2wh4Vr8Ab7Rl0K7ejGkWNTOlIMm+tcTfIGLQQ+u0AScCYNF//3vGLbFoCIo2PMDgGZTh6OflENb0PY9BDuOG0QgztW6kDFPkDbOj1RtmwtIhLSPZKOPA7d6yiXSdsUhMrfKDNEgIecw08p2VxIE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=RKjpXI24; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="RKjpXI24" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-451d54214adso11085715e9.3; Wed, 25 Jun 2025 06:07:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1750856837; x=1751461637; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=sMx9LW0Ti/1yWlkOtrrGiAkkz1JM8575EhpeO7OvmgM=; b=RKjpXI24WhmGpiIr3KebsjuC4xRwhTB7Zr27oobb2PsIS/CHmA+gxBEeoWEIqsZ7Dl EJ40dVRBNzVMn52aCF06vS2vZRtgEu304iBtjZHS2pneHZhJ+pNHUwD5KcNkWPGbwxHc X2AKAFZBJ1U7jC3Ku74ZsjwCDateEO41Ax2QSKzn0i/PTDvKSZFT60kdSR6Ks0Pzggxh /ke4vcvPj5DvzwME8d7H+oLKq7fNzSmBhanvobKdnZDgG4hMu5KImMIe9IdiaAKtlMfY EGNr+DVezCPSCbcIbTQ74/5eCkq0DtStJhKnnbizD4lFwdf8/01Y/kBl7Un8UqoyCtvb FKvg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1750856837; x=1751461637; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=sMx9LW0Ti/1yWlkOtrrGiAkkz1JM8575EhpeO7OvmgM=; b=QwSHQXrVNCVeHFSNIimWdOx8gXh59jjNWemOKQ+DLvSHMsWwA4HY6VobmlaRKz0Qkj bzSeZLu1fT8ZGKiM9D5eLR0z54ipyBrgCiQXE/YWsy02NhO1AaJAeoxjd2hJ46QD0Lok 59Lc03P6vl5eZxi2duwHdYZW06bt2R7qrToZnzEg4mKi3LiLYZUsxN3y3BSFbl78BRxb on1G4a2CZOdPiEYSdEqAxsyj4p/63eZXL9kc9oy6WFaUwRiHEL0bDndWbMeu5/uB2lo5 vhVDy1+kNSyo1Vw+UU8ObWHcmEhTn8/9hkvQwrJoqw0cYoDVu4z76sC9ID+2qGjzHNeb 8cuw== X-Forwarded-Encrypted: i=1; AJvYcCUTzjuxNsVQ6O9MPAKOnr2eUGoT9vYyNtSKE4gEe5fyWp6DNxsB4cFCE81Gjlqr1iDp65tdMvV/IXPT@vger.kernel.org, AJvYcCVgGLIgA7lu+z4d6ud6+taotBMIBInMEnYQE4m+G7LEgnPTKG0bNjvSYvS49PC2PqmkKKqRA/nQzdGHgOuw@vger.kernel.org, AJvYcCXyJpu2TKACt4zjqGxxLghHc290PzqqXh0VoRZYwYLVorbtFegI4j3iKW5FwjE9s4z3lEaFernKffbUBA==@vger.kernel.org X-Gm-Message-State: AOJu0Yycv//WVrLSdtzhOYmPbGgwEF6Y9NHlbz05GQ90r+b4nj0c0KyC /4nrDO/PMOTwd9czo9oP+IXXhCu+NJJ2nV3zF7QQeVcOXJwfdnHnMvRZJC2i6v++bZ0= X-Gm-Gg: ASbGnct9rOWTyYxjSsh4yBn1aO9mZyoJX1XRygGevJwde3rZT0vNS5bNrlhHYL7cnh5 JY3QaRlriYgT4gzG8Pmps/fiHzHpK7QDLPrT+qSxxo4d/pn/V+FMvEz3arujEMFCjSjG00FSQBQ BvdWHjH2dxNSOqJ148JrONFgp8CueWLodHcq4DgBv/apSLpFESMgiAoG+XxeMih9zvd5B9wBjYs MlexNX5NPTkyEh91+NiVzljbzyhor9JpJhnCDEf67OJw0RKv3mOAZIZfJEO7/L+/xzKwoQul6PK LPbWoWkwihP/zNo3H5RpgxFRwqHjPShVXneYE8u25dKS+Wh0U6wGMaNVvA29RL0BOa3xTfawqLy FnFkti6Ik4HFgKwNsnBgldOg/H9AUbaM= X-Google-Smtp-Source: AGHT+IHJ0Meu8MEWPKKq/zERLaog42wPz+2pBfNKIEZ3W86+xNs3Z4I9U2ZMV8U+wY7JwyRvYhxIWQ== X-Received: by 2002:a05:6000:2401:b0:3a4:dd8e:e16b with SMTP id ffacd0b85a97d-3a6ed62ea75mr1967570f8f.20.1750856836350; Wed, 25 Jun 2025 06:07:16 -0700 (PDT) Received: from iku.example.org ([2a06:5906:61b:2d00:c47e:d783:f875:2c7c]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3a6e810977esm4548501f8f.83.2025.06.25.06.07.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 25 Jun 2025 06:07:15 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Magnus Damm , Bartosz Golaszewski Cc: linux-renesas-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH v2 2/3] pinctrl: renesas: Add support for RZ/T2H Date: Wed, 25 Jun 2025 14:07:11 +0100 Message-ID: <20250625130712.140778-3-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250625130712.140778-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250625130712.140778-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Thierry Bultel Add the pinctrl and gpio driver for RZ/T2H Signed-off-by: Thierry Bultel Co-developed-by: Lad Prabhakar Signed-off-by: Lad Prabhakar --- v1->v2: - All the regions are now accessed by reg names - Added support to validate the pins --- drivers/pinctrl/renesas/Kconfig | 13 + drivers/pinctrl/renesas/Makefile | 1 + drivers/pinctrl/renesas/pinctrl-rzt2h.c | 799 ++++++++++++++++++++++++ 3 files changed, 813 insertions(+) create mode 100644 drivers/pinctrl/renesas/pinctrl-rzt2h.c diff --git a/drivers/pinctrl/renesas/Kconfig b/drivers/pinctrl/renesas/Kcon= fig index e16034fc1bbf..eab8e00a2b24 100644 --- a/drivers/pinctrl/renesas/Kconfig +++ b/drivers/pinctrl/renesas/Kconfig @@ -44,6 +44,7 @@ config PINCTRL_RENESAS select PINCTRL_RZG2L if ARCH_R9A09G047 select PINCTRL_RZG2L if ARCH_R9A09G056 select PINCTRL_RZG2L if ARCH_R9A09G057 + select PINCTRL_RZT2H if ARCH_R9A09G077 select PINCTRL_PFC_SH7203 if CPU_SUBTYPE_SH7203 select PINCTRL_PFC_SH7264 if CPU_SUBTYPE_SH7264 select PINCTRL_PFC_SH7269 if CPU_SUBTYPE_SH7269 @@ -249,6 +250,18 @@ config PINCTRL_RZN1 help This selects pinctrl driver for Renesas RZ/N1 devices. =20 +config PINCTRL_RZT2H + bool "pin control support for RZ/T2H" + depends on OF + depends on ARCH_R9A09G077 || COMPILE_TEST + select GPIOLIB + select GENERIC_PINCTRL_GROUPS + select GENERIC_PINMUX_FUNCTIONS + select GENERIC_PINCONF + help + This selects GPIO and pinctrl driver for Renesas RZ/T2H + platforms. + config PINCTRL_RZV2M bool "pin control support for RZ/V2M" depends on OF diff --git a/drivers/pinctrl/renesas/Makefile b/drivers/pinctrl/renesas/Mak= efile index 2ba623e04bf8..1c5144a1c4b8 100644 --- a/drivers/pinctrl/renesas/Makefile +++ b/drivers/pinctrl/renesas/Makefile @@ -50,6 +50,7 @@ obj-$(CONFIG_PINCTRL_RZA1) +=3D pinctrl-rza1.o obj-$(CONFIG_PINCTRL_RZA2) +=3D pinctrl-rza2.o obj-$(CONFIG_PINCTRL_RZG2L) +=3D pinctrl-rzg2l.o obj-$(CONFIG_PINCTRL_RZN1) +=3D pinctrl-rzn1.o +obj-$(CONFIG_PINCTRL_RZT2H) +=3D pinctrl-rzt2h.o obj-$(CONFIG_PINCTRL_RZV2M) +=3D pinctrl-rzv2m.o =20 ifeq ($(CONFIG_COMPILE_TEST),y) diff --git a/drivers/pinctrl/renesas/pinctrl-rzt2h.c b/drivers/pinctrl/rene= sas/pinctrl-rzt2h.c new file mode 100644 index 000000000000..d1dfe4b9a085 --- /dev/null +++ b/drivers/pinctrl/renesas/pinctrl-rzt2h.c @@ -0,0 +1,799 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Renesas RZ/T2H Pin Control and GPIO driver core + * + * Based on drivers/pinctrl/renesas/pinctrl-rzg2l.c + * + * Copyright (C) 2025 Renesas Electronics Corporation. + */ + + #include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include +#include +#include +#include +#include + +#include + +#include "../core.h" +#include "../pinconf.h" +#include "../pinmux.h" + +#define DRV_NAME "pinctrl-rzt2h" + +#define P(m) (0x001 * (m)) +#define PM(m) (0x200 + 0x2 * (m)) +#define PMC(m) (0x400 + 0x1 * (m)) +#define PFC(m) (0x600 + 0x8 * (m)) +#define PIN(m) (0x800 + 0x1 * (m)) +#define RSELP(m) (0xc00 + 0x1 * (m)) + +#define PM_MASK GENMASK(1, 0) +#define PM_PIN_MASK(pin) (PM_MASK << ((pin) * 2)) +#define PFC_MASK GENMASK_ULL(5, 0) +#define PFC_PIN_MASK(pin) (PFC_MASK << ((pin) * 8)) + +#define PM_INPUT 0x01 +#define PM_OUTPUT 0x02 + +/* + * Use 16 lower bits [15:0] for pin identifier + * Use 8 higher bits [23:16] for pin mux function + */ +#define MUX_PIN_ID_MASK GENMASK(15, 0) +#define MUX_FUNC_MASK GENMASK(23, 16) + +#define RZT2H_PIN_ID_TO_PORT(id) ((id) / RZT2H_PINS_PER_PORT) +#define RZT2H_PIN_ID_TO_PIN(id) ((id) % RZT2H_PINS_PER_PORT) + +#define RZT2H_MAX_SAFETY_PORTS 12 + +struct rzt2h_pinctrl_data { + const char * const *port_pins; + unsigned int n_port_pins; + const u8 *port_pin_configs; + unsigned int n_ports; +}; + +struct rzt2h_pinctrl { + struct pinctrl_dev *pctl; + struct pinctrl_desc desc; + struct pinctrl_pin_desc *pins; + const struct rzt2h_pinctrl_data *data; + void __iomem *base0, *base1; + struct device *dev; + struct gpio_chip gpio_chip; + struct pinctrl_gpio_range gpio_range; + spinlock_t lock; + struct mutex mutex; + bool safety_port_enabled; +}; + +#define RZT2H_PINCTRL_REG_ACCESS(size, type) \ +static inline void rzt2h_pinctrl_write##size(struct rzt2h_pinctrl *pctrl, = u8 port, \ + type val, u16 offset) \ +{ \ + if (port > RZT2H_MAX_SAFETY_PORTS) \ + write##size(val, pctrl->base0 + offset); \ + else \ + write##size(val, pctrl->base1 + offset); \ +} \ +\ +static inline type rzt2h_pinctrl_read##size(struct rzt2h_pinctrl *pctrl, u= 8 port, u16 offset) \ +{ \ + if (port > RZT2H_MAX_SAFETY_PORTS) \ + return read##size(pctrl->base0 + offset); \ + else \ + return read##size(pctrl->base1 + offset); \ +} + +RZT2H_PINCTRL_REG_ACCESS(b, u8) +RZT2H_PINCTRL_REG_ACCESS(w, u16) +RZT2H_PINCTRL_REG_ACCESS(q, u64) + +static int rzt2h_validate_pin(struct rzt2h_pinctrl *pctrl, unsigned int of= fset) +{ + u8 port =3D RZT2H_PIN_ID_TO_PORT(offset); + u8 pin =3D RZT2H_PIN_ID_TO_PIN(offset); + u8 pincfg; + + if (offset >=3D pctrl->data->n_port_pins || port >=3D pctrl->data->n_port= s) + return -EINVAL; + + if (!pctrl->safety_port_enabled && port <=3D RZT2H_MAX_SAFETY_PORTS) + return -EINVAL; + + pincfg =3D pctrl->data->port_pin_configs[port]; + return (pincfg & (1 << pin)) ? 0 : -EINVAL; +} + +static void rzt2h_pinctrl_set_pfc_mode(struct rzt2h_pinctrl *pctrl, + u8 port, u8 pin, u8 func) +{ + u64 reg_pfc; + u16 reg; + + guard(spinlock_irqsave)(&pctrl->lock); + + /* Set pin to 'Non-use (Hi-Z input protection)' */ + reg =3D rzt2h_pinctrl_readw(pctrl, port, PM(port)); + reg &=3D ~PM_PIN_MASK(pin); + rzt2h_pinctrl_writew(pctrl, port, reg, PM(port)); + + /* Temporarily switch to GPIO mode with PMC register */ + reg =3D rzt2h_pinctrl_readb(pctrl, port, PMC(port)); + rzt2h_pinctrl_writeb(pctrl, port, reg & ~BIT(pin), PMC(port)); + + /* Select Pin function mode with PFC register */ + reg_pfc =3D rzt2h_pinctrl_readq(pctrl, port, PFC(port)); + reg_pfc &=3D ~PFC_PIN_MASK(pin); + rzt2h_pinctrl_writeq(pctrl, port, reg_pfc | ((u64)func << (pin * 8)), PFC= (port)); + + /* Switch to Peripheral pin function with PMC register */ + reg =3D rzt2h_pinctrl_readb(pctrl, port, PMC(port)); + rzt2h_pinctrl_writeb(pctrl, port, reg | BIT(pin), PMC(port)); +}; + +static int rzt2h_pinctrl_set_mux(struct pinctrl_dev *pctldev, + unsigned int func_selector, + unsigned int group_selector) +{ + struct rzt2h_pinctrl *pctrl =3D pinctrl_dev_get_drvdata(pctldev); + struct function_desc *func; + struct group_desc *group; + const unsigned int *pins; + unsigned int i; + u8 *psel_val; + int ret; + + func =3D pinmux_generic_get_function(pctldev, func_selector); + if (!func) + return -EINVAL; + group =3D pinctrl_generic_get_group(pctldev, group_selector); + if (!group) + return -EINVAL; + + psel_val =3D func->data; + pins =3D group->grp.pins; + + for (i =3D 0; i < group->grp.npins; i++) { + dev_dbg(pctrl->dev, "port:%u pin: %u PSEL:%u\n", + RZT2H_PIN_ID_TO_PORT(pins[i]), RZT2H_PIN_ID_TO_PIN(pins[i]), + psel_val[i]); + ret =3D rzt2h_validate_pin(pctrl, pins[i]); + if (ret) + return ret; + rzt2h_pinctrl_set_pfc_mode(pctrl, RZT2H_PIN_ID_TO_PORT(pins[i]), + RZT2H_PIN_ID_TO_PIN(pins[i]), psel_val[i]); + } + + return 0; +}; + +static int rzt2h_map_add_config(struct pinctrl_map *map, + const char *group_or_pin, + enum pinctrl_map_type type, + unsigned long *configs, + unsigned int num_configs) +{ + unsigned long *cfgs; + + cfgs =3D kmemdup_array(configs, num_configs, sizeof(*cfgs), GFP_KERNEL); + if (!cfgs) + return -ENOMEM; + + map->type =3D type; + map->data.configs.group_or_pin =3D group_or_pin; + map->data.configs.configs =3D cfgs; + map->data.configs.num_configs =3D num_configs; + + return 0; +} + +static int rzt2h_dt_subnode_to_map(struct pinctrl_dev *pctldev, + struct device_node *np, + struct device_node *parent, + struct pinctrl_map **map, + unsigned int *num_maps, + unsigned int *index) +{ + struct rzt2h_pinctrl *pctrl =3D pinctrl_dev_get_drvdata(pctldev); + struct pinctrl_map *maps =3D *map; + unsigned int nmaps =3D *num_maps; + unsigned long *configs =3D NULL; + unsigned int num_pinmux =3D 0; + unsigned int idx =3D *index; + unsigned int num_pins, i; + unsigned int num_configs; + struct property *pinmux; + struct property *prop; + int ret, gsel, fsel; + const char **pin_fn; + unsigned int *pins; + const char *name; + const char *pin; + u8 *psel_val; + + pinmux =3D of_find_property(np, "pinmux", NULL); + if (pinmux) + num_pinmux =3D pinmux->length / sizeof(u32); + + ret =3D of_property_count_strings(np, "pins"); + if (ret =3D=3D -EINVAL) { + num_pins =3D 0; + } else if (ret < 0) { + dev_err(pctrl->dev, "Invalid pins list in DT\n"); + return ret; + } else { + num_pins =3D ret; + } + + if (!num_pinmux && !num_pins) + return 0; + + if (num_pinmux && num_pins) { + dev_err(pctrl->dev, + "DT node must contain either a pinmux or pins and not both\n"); + return -EINVAL; + } + + ret =3D pinconf_generic_parse_dt_config(np, pctldev, &configs, &num_confi= gs); + if (ret < 0) + return ret; + + if (num_pins && !num_configs) { + dev_err(pctrl->dev, "DT node must contain a config\n"); + ret =3D -ENODEV; + goto done; + } + + if (num_pinmux) { + nmaps +=3D 1; + if (num_configs) + nmaps +=3D 1; + } + + if (num_pins) + nmaps +=3D num_pins; + + maps =3D krealloc_array(maps, nmaps, sizeof(*maps), GFP_KERNEL); + if (!maps) { + ret =3D -ENOMEM; + goto done; + } + + *map =3D maps; + *num_maps =3D nmaps; + if (num_pins) { + of_property_for_each_string(np, "pins", prop, pin) { + ret =3D rzt2h_map_add_config(&maps[idx], pin, + PIN_MAP_TYPE_CONFIGS_PIN, + configs, num_configs); + if (ret < 0) + goto done; + + idx++; + } + ret =3D 0; + goto done; + } + + pins =3D devm_kcalloc(pctrl->dev, num_pinmux, sizeof(*pins), GFP_KERNEL); + psel_val =3D devm_kcalloc(pctrl->dev, num_pinmux, sizeof(*psel_val), + GFP_KERNEL); + pin_fn =3D devm_kzalloc(pctrl->dev, sizeof(*pin_fn), GFP_KERNEL); + if (!pins || !psel_val || !pin_fn) { + ret =3D -ENOMEM; + goto done; + } + + /* Collect pin locations and mux settings from DT properties */ + for (i =3D 0; i < num_pinmux; ++i) { + u32 value; + + ret =3D of_property_read_u32_index(np, "pinmux", i, &value); + if (ret) + goto done; + pins[i] =3D FIELD_GET(MUX_PIN_ID_MASK, value); + psel_val[i] =3D FIELD_GET(MUX_FUNC_MASK, value); + } + + if (parent) { + name =3D devm_kasprintf(pctrl->dev, GFP_KERNEL, "%pOFn.%pOFn", + parent, np); + if (!name) { + ret =3D -ENOMEM; + goto done; + } + } else { + name =3D np->name; + } + + if (num_configs) { + ret =3D rzt2h_map_add_config(&maps[idx], name, + PIN_MAP_TYPE_CONFIGS_GROUP, + configs, num_configs); + if (ret < 0) + goto done; + + idx++; + } + + scoped_guard(mutex, &pctrl->mutex) { + /* Register a single pin group listing all the pins we read from DT */ + gsel =3D pinctrl_generic_add_group(pctldev, name, pins, num_pinmux, NULL= ); + if (gsel < 0) { + ret =3D gsel; + goto done; + } + + /* + * Register a single group function where the 'data' is an array PSEL + * register values read from DT. + */ + pin_fn[0] =3D name; + fsel =3D pinmux_generic_add_function(pctldev, name, pin_fn, 1, psel_val); + if (fsel < 0) { + ret =3D fsel; + goto remove_group; + } + } + + maps[idx].type =3D PIN_MAP_TYPE_MUX_GROUP; + maps[idx].data.mux.group =3D name; + maps[idx].data.mux.function =3D name; + idx++; + + dev_dbg(pctrl->dev, "Parsed %pOF with %d pins\n", np, num_pinmux); + ret =3D 0; + goto done; + +remove_group: + pinctrl_generic_remove_group(pctldev, gsel); +done: + *index =3D idx; + kfree(configs); + return ret; +} + +static void rzt2h_dt_free_map(struct pinctrl_dev *pctldev, + struct pinctrl_map *map, + unsigned int num_maps) +{ + unsigned int i; + + if (!map) + return; + + for (i =3D 0; i < num_maps; ++i) { + if (map[i].type =3D=3D PIN_MAP_TYPE_CONFIGS_GROUP || + map[i].type =3D=3D PIN_MAP_TYPE_CONFIGS_PIN) + kfree(map[i].data.configs.configs); + } + kfree(map); +} + +static int rzt2h_dt_node_to_map(struct pinctrl_dev *pctldev, + struct device_node *np, + struct pinctrl_map **map, + unsigned int *num_maps) +{ + struct rzt2h_pinctrl *pctrl =3D pinctrl_dev_get_drvdata(pctldev); + unsigned int index; + int ret; + + *map =3D NULL; + *num_maps =3D 0; + index =3D 0; + + for_each_child_of_node_scoped(np, child) { + ret =3D rzt2h_dt_subnode_to_map(pctldev, child, np, map, + num_maps, &index); + if (ret < 0) + goto done; + } + + if (*num_maps =3D=3D 0) { + ret =3D rzt2h_dt_subnode_to_map(pctldev, np, NULL, map, + num_maps, &index); + if (ret < 0) + goto done; + } + + if (*num_maps) + return 0; + + dev_err(pctrl->dev, "no mapping found in node %pOF\n", np); + ret =3D -EINVAL; + +done: + rzt2h_dt_free_map(pctldev, *map, *num_maps); + return ret; +} + +static const struct pinctrl_ops rzt2h_pinctrl_pctlops =3D { + .get_groups_count =3D pinctrl_generic_get_group_count, + .get_group_name =3D pinctrl_generic_get_group_name, + .get_group_pins =3D pinctrl_generic_get_group_pins, + .dt_node_to_map =3D rzt2h_dt_node_to_map, + .dt_free_map =3D rzt2h_dt_free_map, +}; + +static const struct pinmux_ops rzt2h_pinctrl_pmxops =3D { + .get_functions_count =3D pinmux_generic_get_function_count, + .get_function_name =3D pinmux_generic_get_function_name, + .get_function_groups =3D pinmux_generic_get_function_groups, + .set_mux =3D rzt2h_pinctrl_set_mux, + .strict =3D true, +}; + +static int rzt2h_gpio_request(struct gpio_chip *chip, unsigned int offset) +{ + struct rzt2h_pinctrl *pctrl =3D gpiochip_get_data(chip); + u8 port =3D RZT2H_PIN_ID_TO_PORT(offset); + u8 bit =3D RZT2H_PIN_ID_TO_PIN(offset); + int ret; + u8 reg; + + ret =3D rzt2h_validate_pin(pctrl, offset); + if (ret) + return ret; + + ret =3D pinctrl_gpio_request(chip, offset); + if (ret) + return ret; + + guard(spinlock_irqsave)(&pctrl->lock); + + /* Select GPIO mode in PMC Register */ + reg =3D rzt2h_pinctrl_readb(pctrl, port, PMC(port)); + reg &=3D ~BIT(bit); + rzt2h_pinctrl_writeb(pctrl, port, reg, PMC(port)); + + return 0; +} + +static void rzt2h_gpio_set_direction(struct rzt2h_pinctrl *pctrl, u32 port, + u8 bit, bool output) +{ + u16 reg; + + guard(spinlock_irqsave)(&pctrl->lock); + + reg =3D rzt2h_pinctrl_readw(pctrl, port, PM(port)); + reg &=3D ~PM_PIN_MASK(bit); + + reg |=3D (output ? PM_OUTPUT : PM_INPUT) << (bit * 2); + rzt2h_pinctrl_writew(pctrl, port, reg, PM(port)); +} + +static int rzt2h_gpio_get_direction(struct gpio_chip *chip, unsigned int o= ffset) +{ + struct rzt2h_pinctrl *pctrl =3D gpiochip_get_data(chip); + u8 port =3D RZT2H_PIN_ID_TO_PORT(offset); + u8 bit =3D RZT2H_PIN_ID_TO_PIN(offset); + int ret; + + ret =3D rzt2h_validate_pin(pctrl, offset); + if (ret) + return ret; + + if (!(rzt2h_pinctrl_readb(pctrl, port, PMC(port)) & BIT(bit))) { + u16 reg; + + reg =3D rzt2h_pinctrl_readw(pctrl, port, PM(port)); + reg =3D (reg >> (bit * 2)) & PM_MASK; + if (reg =3D=3D PM_OUTPUT) + return GPIO_LINE_DIRECTION_OUT; + if (reg =3D=3D PM_INPUT) + return GPIO_LINE_DIRECTION_IN; + } + + return -EINVAL; +} + +static int rzt2h_gpio_direction_input(struct gpio_chip *chip, + unsigned int offset) +{ + struct rzt2h_pinctrl *pctrl =3D gpiochip_get_data(chip); + u8 port =3D RZT2H_PIN_ID_TO_PORT(offset); + u8 bit =3D RZT2H_PIN_ID_TO_PIN(offset); + + rzt2h_gpio_set_direction(pctrl, port, bit, false); + + return 0; +} + +static int rzt2h_gpio_set(struct gpio_chip *chip, unsigned int offset, + int value) +{ + struct rzt2h_pinctrl *pctrl =3D gpiochip_get_data(chip); + u8 port =3D RZT2H_PIN_ID_TO_PORT(offset); + u8 bit =3D RZT2H_PIN_ID_TO_PIN(offset); + u8 reg; + + guard(spinlock_irqsave)(&pctrl->lock); + + reg =3D rzt2h_pinctrl_readb(pctrl, port, P(port)); + if (value) + rzt2h_pinctrl_writeb(pctrl, port, reg | BIT(bit), P(port)); + else + rzt2h_pinctrl_writeb(pctrl, port, reg & ~BIT(bit), P(port)); + + return 0; +} + +static int rzt2h_gpio_direction_output(struct gpio_chip *chip, + unsigned int offset, int value) +{ + struct rzt2h_pinctrl *pctrl =3D gpiochip_get_data(chip); + u8 port =3D RZT2H_PIN_ID_TO_PORT(offset); + u8 bit =3D RZT2H_PIN_ID_TO_PIN(offset); + + rzt2h_gpio_set(chip, offset, value); + rzt2h_gpio_set_direction(pctrl, port, bit, true); + + return 0; +} + +static int rzt2h_gpio_get(struct gpio_chip *chip, unsigned int offset) +{ + struct rzt2h_pinctrl *pctrl =3D gpiochip_get_data(chip); + u8 port =3D RZT2H_PIN_ID_TO_PORT(offset); + u8 bit =3D RZT2H_PIN_ID_TO_PIN(offset); + u16 reg; + + reg =3D rzt2h_pinctrl_readw(pctrl, port, PM(port)); + reg =3D (reg >> (bit * 2)) & PM_MASK; + + if (reg =3D=3D PM_INPUT) + return !!(rzt2h_pinctrl_readb(pctrl, port, PIN(port)) & BIT(bit)); + if (reg =3D=3D PM_OUTPUT) + return !!(rzt2h_pinctrl_readb(pctrl, port, P(port)) & BIT(bit)); + return -EINVAL; +} + +static void rzt2h_gpio_free(struct gpio_chip *chip, unsigned int offset) +{ + pinctrl_gpio_free(chip, offset); + + /* + * Set the GPIO as an input to ensure that the next GPIO request won't + * drive the GPIO pin as an output. + */ + rzt2h_gpio_direction_input(chip, offset); +} + +static const char * const rzt2h_gpio_names[] =3D { + "P00_0", "P00_1", "P00_2", "P00_3", "P00_4", "P00_5", "P00_6", "P00_7", + "P01_0", "P01_1", "P01_2", "P01_3", "P01_4", "P01_5", "P01_6", "P01_7", + "P02_0", "P02_1", "P02_2", "P02_3", "P02_4", "P02_5", "P02_6", "P02_7", + "P03_0", "P03_1", "P03_2", "P03_3", "P03_4", "P03_5", "P03_6", "P03_7", + "P04_0", "P04_1", "P04_2", "P04_3", "P04_4", "P04_5", "P04_6", "P04_7", + "P05_0", "P05_1", "P05_2", "P05_3", "P05_4", "P05_5", "P05_6", "P05_7", + "P06_0", "P06_1", "P06_2", "P06_3", "P06_4", "P06_5", "P06_6", "P06_7", + "P07_0", "P07_1", "P07_2", "P07_3", "P07_4", "P07_5", "P07_6", "P07_7", + "P08_0", "P08_1", "P08_2", "P08_3", "P08_4", "P08_5", "P08_6", "P08_7", + "P09_0", "P09_1", "P09_2", "P09_3", "P09_4", "P09_5", "P09_6", "P09_7", + "P10_0", "P10_1", "P10_2", "P10_3", "P10_4", "P10_5", "P10_6", "P10_7", + "P11_0", "P11_1", "P11_2", "P11_3", "P11_4", "P11_5", "P11_6", "P11_7", + "P12_0", "P12_1", "P12_2", "P12_3", "P12_4", "P12_5", "P12_6", "P12_7", + "P13_0", "P13_1", "P13_2", "P13_3", "P13_4", "P13_5", "P13_6", "P13_7", + "P14_0", "P14_1", "P14_2", "P14_3", "P14_4", "P14_5", "P14_6", "P14_7", + "P15_0", "P15_1", "P15_2", "P15_3", "P15_4", "P15_5", "P15_6", "P15_7", + "P16_0", "P16_1", "P16_2", "P16_3", "P16_4", "P16_5", "P16_6", "P16_7", + "P17_0", "P17_1", "P17_2", "P17_3", "P17_4", "P17_5", "P17_6", "P17_7", + "P18_0", "P18_1", "P18_2", "P18_3", "P18_4", "P18_5", "P18_6", "P18_7", + "P19_0", "P19_1", "P19_2", "P19_3", "P19_4", "P19_5", "P19_6", "P19_7", + "P20_0", "P20_1", "P20_2", "P20_3", "P20_4", "P20_5", "P20_6", "P20_7", + "P21_0", "P21_1", "P21_2", "P21_3", "P21_4", "P21_5", "P21_6", "P21_7", + "P22_0", "P22_1", "P22_2", "P22_3", "P22_4", "P22_5", "P22_6", "P22_7", + "P23_0", "P23_1", "P23_2", "P23_3", "P23_4", "P23_5", "P23_6", "P23_7", + "P24_0", "P24_1", "P24_2", "P24_3", "P24_4", "P24_5", "P24_6", "P24_7", + "P25_0", "P25_1", "P25_2", "P25_3", "P25_4", "P25_5", "P25_6", "P25_7", + "P26_0", "P26_1", "P26_2", "P26_3", "P26_4", "P26_5", "P26_6", "P26_7", + "P27_0", "P27_1", "P27_2", "P27_3", "P27_4", "P27_5", "P27_6", "P27_7", + "P28_0", "P28_1", "P28_2", "P28_3", "P28_4", "P28_5", "P28_6", "P28_7", + "P29_0", "P29_1", "P29_2", "P29_3", "P29_4", "P29_5", "P29_6", "P29_7", + "P30_0", "P30_1", "P30_2", "P30_3", "P30_4", "P30_5", "P30_6", "P30_7", + "P31_0", "P31_1", "P31_2", "P31_3", "P31_4", "P31_5", "P31_6", "P31_7", + "P32_0", "P32_1", "P32_2", "P32_3", "P32_4", "P32_5", "P32_6", "P32_7", + "P33_0", "P33_1", "P33_2", "P33_3", "P33_4", "P33_5", "P33_6", "P33_7", + "P34_0", "P34_1", "P34_2", "P34_3", "P34_4", "P34_5", "P34_6", "P34_7", + "P35_0", "P35_1", "P35_2", "P35_3", "P35_4", "P35_5", "P35_6", "P35_7", +}; + +static int rzt2h_gpio_register(struct rzt2h_pinctrl *pctrl) +{ + struct pinctrl_gpio_range *range =3D &pctrl->gpio_range; + struct gpio_chip *chip =3D &pctrl->gpio_chip; + struct device *dev =3D pctrl->dev; + struct of_phandle_args of_args; + int ret; + + ret =3D of_parse_phandle_with_fixed_args(dev->of_node, "gpio-ranges", 3, = 0, &of_args); + if (ret) + return dev_err_probe(dev, ret, "Unable to parse gpio-ranges\n"); + + if (of_args.args[0] !=3D 0 || of_args.args[1] !=3D 0 || + of_args.args[2] !=3D pctrl->data->n_port_pins) + return dev_err_probe(dev, -EINVAL, + "gpio-ranges does not match selected SOC\n"); + + chip->base =3D -1; + chip->parent =3D dev; + chip->owner =3D THIS_MODULE; + chip->ngpio =3D of_args.args[2]; + chip->names =3D pctrl->data->port_pins; + chip->request =3D rzt2h_gpio_request; + chip->free =3D rzt2h_gpio_free; + chip->get_direction =3D rzt2h_gpio_get_direction; + chip->direction_input =3D rzt2h_gpio_direction_input; + chip->direction_output =3D rzt2h_gpio_direction_output; + chip->get =3D rzt2h_gpio_get; + chip->set_rv =3D rzt2h_gpio_set; + chip->label =3D dev_name(dev); + + range->id =3D 0; + range->pin_base =3D 0; + range->base =3D 0; + range->npins =3D chip->ngpio; + range->name =3D chip->label; + range->gc =3D chip; + + ret =3D devm_gpiochip_add_data(dev, chip, pctrl); + if (ret) + return dev_err_probe(dev, ret, "gpiochip registration failed\n"); + + return ret; +} + +static int rzt2h_pinctrl_register(struct rzt2h_pinctrl *pctrl) +{ + struct pinctrl_desc *desc =3D &pctrl->desc; + struct device *dev =3D pctrl->dev; + struct pinctrl_pin_desc *pins; + unsigned int i, j; + u8 *pin_data; + int ret; + + desc->name =3D DRV_NAME; + desc->npins =3D pctrl->data->n_port_pins; + desc->pctlops =3D &rzt2h_pinctrl_pctlops; + desc->pmxops =3D &rzt2h_pinctrl_pmxops; + desc->owner =3D THIS_MODULE; + + pins =3D devm_kcalloc(dev, desc->npins, sizeof(*pins), GFP_KERNEL); + if (!pins) + return -ENOMEM; + + pin_data =3D devm_kcalloc(dev, desc->npins, + sizeof(*pin_data), GFP_KERNEL); + if (!pin_data) + return -ENOMEM; + + pctrl->pins =3D pins; + desc->pins =3D pins; + + for (i =3D 0, j =3D 0; i < pctrl->data->n_port_pins; i++) { + pins[i].number =3D i; + pins[i].name =3D pctrl->data->port_pins[i]; + if (i && !(i % RZT2H_PINS_PER_PORT)) + j++; + pin_data[i] =3D pctrl->data->port_pin_configs[j]; + pins[i].drv_data =3D &pin_data[i]; + } + + ret =3D devm_pinctrl_register_and_init(dev, desc, pctrl, &pctrl->pctl); + if (ret) + return dev_err_probe(dev, ret, "pinctrl registration failed\n"); + + ret =3D pinctrl_enable(pctrl->pctl); + if (ret) + return dev_err_probe(dev, ret, "pinctrl enable failed\n"); + + return rzt2h_gpio_register(pctrl); +} + +static int rzt2h_pinctrl_cfg_regions(struct platform_device *pdev, + struct rzt2h_pinctrl *pctrl) +{ + pctrl->base0 =3D devm_platform_ioremap_resource_byname(pdev, "nsr"); + if (IS_ERR(pctrl->base0)) + return PTR_ERR(pctrl->base0); + + pctrl->base1 =3D devm_platform_ioremap_resource_byname(pdev, "srs"); + if (IS_ERR(pctrl->base1)) { + if (PTR_ERR(pctrl->base1) !=3D -EINVAL) + return PTR_ERR(pctrl->base1); + } else { + u8 port; + + pctrl->safety_port_enabled =3D true; + + /* Configure to select safety region 0x812c0xxx */ + for (port =3D 0; port <=3D RZT2H_MAX_SAFETY_PORTS; port++) + writeb(0x0, pctrl->base1 + RSELP(port)); + } + + return 0; +} + +static int rzt2h_pinctrl_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct rzt2h_pinctrl *pctrl; + int ret; + + pctrl =3D devm_kzalloc(dev, sizeof(*pctrl), GFP_KERNEL); + if (!pctrl) + return -ENOMEM; + + pctrl->dev =3D dev; + pctrl->data =3D of_device_get_match_data(dev); + + ret =3D rzt2h_pinctrl_cfg_regions(pdev, pctrl); + if (ret) + return ret; + + spin_lock_init(&pctrl->lock); + mutex_init(&pctrl->mutex); + platform_set_drvdata(pdev, pctrl); + + return rzt2h_pinctrl_register(pctrl); +} + +static const u8 r9a09g077_gpio_configs[] =3D { + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0x7f, +}; + +static struct rzt2h_pinctrl_data r9a09g077_data =3D { + .port_pins =3D rzt2h_gpio_names, + .n_port_pins =3D ARRAY_SIZE(r9a09g077_gpio_configs) * RZT2H_PINS_PER_PORT, + .port_pin_configs =3D r9a09g077_gpio_configs, + .n_ports =3D ARRAY_SIZE(r9a09g077_gpio_configs), +}; + +static const struct of_device_id rzt2h_pinctrl_of_table[] =3D { + { + .compatible =3D "renesas,r9a09g077-pinctrl", + .data =3D &r9a09g077_data, + }, + { /* sentinel */ } +}; + +static struct platform_driver rzt2h_pinctrl_driver =3D { + .driver =3D { + .name =3D DRV_NAME, + .of_match_table =3D of_match_ptr(rzt2h_pinctrl_of_table), + .suppress_bind_attrs =3D true, + }, + .probe =3D rzt2h_pinctrl_probe, +}; + +static int __init rzt2h_pinctrl_init(void) +{ + return platform_driver_register(&rzt2h_pinctrl_driver); +} +core_initcall(rzt2h_pinctrl_init); + +MODULE_LICENSE("GPL"); +MODULE_AUTHOR("Thierry Bultel "); +MODULE_AUTHOR("Lad Prabhakar "); +MODULE_DESCRIPTION("Pin and gpio controller driver for the RZ/T2H family"); --=20 2.49.0 From nobody Wed Oct 8 18:16:57 2025 Received: from mail-wr1-f46.google.com (mail-wr1-f46.google.com [209.85.221.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 17B60263C8A; Wed, 25 Jun 2025 13:07:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750856842; cv=none; b=KLTYyL9L6lHyVxdrQulcr2rLMI7SMqgAmvmO4DwJweQVQpssVAIZlkh2ntRcK/Di9CFrK+5o1+XFLIHHAGdKjasXeRQobH8mbGPrU/yRI1BfMxP5aG63FhYmOzb5GyDCH77NgVHU5/bIOAN6To+zlaoagGlnm+ccb67B9HrYL9c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750856842; c=relaxed/simple; bh=lt39ufVYtI+ad7AwtcKhH2ldt5HaYIJXUNW1ahNUKmQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=FLHTyBSYyUrNDvDQQNlaKwJZ6jLTnv4JX9woxemnSxhpbnddMX/sbAMZUZE+ddpvau8PY/0WWf7CSAUJu+yhReWtAIJb2OdN3HUXrasPPkEkhERx2gYWonffZE7oZSWeyUjAJtU/hCFn2oEoMi4HRPMfq0WEuhczuEnPmYhw58E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ml/VPwQF; arc=none smtp.client-ip=209.85.221.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ml/VPwQF" Received: by mail-wr1-f46.google.com with SMTP id ffacd0b85a97d-3a4fb9c2436so1127804f8f.1; Wed, 25 Jun 2025 06:07:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1750856839; x=1751461639; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=UNwXQa5uASnFrCMFfqksx3QUZk21ZxKYLgwLeF+6AVQ=; b=ml/VPwQFlh5U/bwMdRgXz1Um1yrB4Ol2As2FlPq9cRq6AtsDXW+aJBK2WHATeSgXs2 /42fKNUUH5CCljk2oI1vGncqcGHFilcbkSW706cZHqVlpl00jgNp7M50QYQCDfqSttjU jhrux01Dc08+N4NOQ0GCJfi5DPNWuN6VyTE584nSk6S5Hlf/dIFfsR7Jgz1kyjfbL3TY ah8H+ZwNhpoqRgkkjVxafvTgZi2XN/JSF2G5Wl8eDMjcZ747i0rUnvt0rDm5csJbeVBZ MPM7R26oxVtbE2aCFb7OeAZA8imF+Ee4Dq/eDBxVSxH7YbejcvxWsCwI37R+c9E33JTs sAgg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1750856839; x=1751461639; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=UNwXQa5uASnFrCMFfqksx3QUZk21ZxKYLgwLeF+6AVQ=; b=IMspCH4FP5rbrHO4ejVFp1bJEstXfJJ4mn55Hq7lDeMtuN2TteNjlhnd2ZN5VLJkqZ KKnNYwPPbF3exPrbXbLXtwOLyFF+WXHKNB5UBiZC2Loz4MvpcmEd3Gs5GLMZGY7P1Kfm 9HtugVZhPvUkC5tIVWAY+K+rHPfLhfRmrYosh88AeiPE3u/o5VsJoyeHuJdfoQPhEUF5 VIDbdPrz45SavQgMmgF46p318HWGiskUGD6l2QcaGqi7375/Lez7qlQocFWKFq79xoal WxZ/Cy4y/cGQapMWD9IIMccgXK5rSuQYdqEnNz7J493KKeTZpyLuGlk+2EonG84Byqrx zNRA== X-Forwarded-Encrypted: i=1; AJvYcCUE/LCks0Q58G8H+67w2xeo2molP6UXUSXoSs7IXOGDnpGMHNHIl4wRCweDd+WPcyBXtvAsKSuh1gkCSeGZ@vger.kernel.org, AJvYcCVCljn3EM64boBjXYgBm39MVko7lUU2M+yHIWjKukd9+NUsPL8CWzM/VHtleITZAbJjoGA/NUZga8m8@vger.kernel.org, AJvYcCVH4eR3qoZgXbA1Y641zTiZhb3msfyKPJ5XtYoRqC5TR+Xb5SsDO0ttN+U/a0KvtKBBHWMxoaLB/ksfnA==@vger.kernel.org X-Gm-Message-State: AOJu0YztHNhsLtaCdnuzC/vqwbAqGv4u94Q3/eLROgGh4c4a34ZzgYoj isX2ewwk+y76iTHHdmo5kKtgfAN8hzg+aV3U8LM5bvU29SDda+aTFp/m X-Gm-Gg: ASbGncsaVWVL67BcN1DjNUqV2BYw5V0xBY4qeNOsDqbCIEXs+gscGHAY7acqKfbYOJ3 bZjRRgq8tq9bOIqS1rIwmmHub15qNNVxoHEmJ9vBQLlqCwGGpBnJXlbo9R8q3nc9hUa9TVHWkBT m9zvu3ei+SHPr8aGT8JDxTBw+JF2wKkTJQhBwUazDK8L3lUWYbOudFiBEJSGGJhvopicWQHTnio qDENKlIwnMQbObviXW3ECYgfRfXJ+nVaoSVw/pzNprFhCW/QJe0ep+Nxs/C98xc0QiISbUHuAsg cAvlkjDC7CdlCfNs7zCFe8AgbGP86EzsC9JsqJvlIrVBUGanbdHnH26txoDhjTrkXt2nJyWQWO1 Z33TDIuLeSArstqleSHCO X-Google-Smtp-Source: AGHT+IGM/I2I8RtGdKJYiRI3C3ep83OslLhNqviRR6IV9ZY1FV04+i7bDfQS/C0AHvblidqHEwENPA== X-Received: by 2002:a05:6000:4106:b0:3a4:e665:ca5 with SMTP id ffacd0b85a97d-3a6ed638bc3mr2223941f8f.23.1750856838833; Wed, 25 Jun 2025 06:07:18 -0700 (PDT) Received: from iku.example.org ([2a06:5906:61b:2d00:c47e:d783:f875:2c7c]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3a6e810977esm4548501f8f.83.2025.06.25.06.07.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 25 Jun 2025 06:07:17 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Magnus Damm , Bartosz Golaszewski Cc: linux-renesas-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH v2 3/3] pinctrl: renesas: rzt2h: Add support for RZ/N2H SoC Date: Wed, 25 Jun 2025 14:07:12 +0100 Message-ID: <20250625130712.140778-4-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250625130712.140778-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250625130712.140778-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar The RZ/N2H (R9A09G087) SoC from Renesas shares a similar pin controller architecture with the RZ/T2H (R9A09G077) SoC, differing primarily in the number of supported pins-576 on RZ/N2H versus 729 on RZ/T2H. Add the necessary pin configuration data and compatible string to enable support for the RZ/N2H SoC in the RZ/T2H pinctrl driver. Signed-off-by: Lad Prabhakar --- v1->v2: - New patch --- drivers/pinctrl/renesas/Kconfig | 5 +++-- drivers/pinctrl/renesas/pinctrl-rzt2h.c | 17 +++++++++++++++++ 2 files changed, 20 insertions(+), 2 deletions(-) diff --git a/drivers/pinctrl/renesas/Kconfig b/drivers/pinctrl/renesas/Kcon= fig index eab8e00a2b24..ec94e6d6acd5 100644 --- a/drivers/pinctrl/renesas/Kconfig +++ b/drivers/pinctrl/renesas/Kconfig @@ -45,6 +45,7 @@ config PINCTRL_RENESAS select PINCTRL_RZG2L if ARCH_R9A09G056 select PINCTRL_RZG2L if ARCH_R9A09G057 select PINCTRL_RZT2H if ARCH_R9A09G077 + select PINCTRL_RZT2H if ARCH_R9A09G087 select PINCTRL_PFC_SH7203 if CPU_SUBTYPE_SH7203 select PINCTRL_PFC_SH7264 if CPU_SUBTYPE_SH7264 select PINCTRL_PFC_SH7269 if CPU_SUBTYPE_SH7269 @@ -251,9 +252,9 @@ config PINCTRL_RZN1 This selects pinctrl driver for Renesas RZ/N1 devices. =20 config PINCTRL_RZT2H - bool "pin control support for RZ/T2H" + bool "pin control support for RZ/N2H and RZ/T2H" depends on OF - depends on ARCH_R9A09G077 || COMPILE_TEST + depends on (ARCH_R9A09G087 || ARCH_R9A09G077) || COMPILE_TEST select GPIOLIB select GENERIC_PINCTRL_GROUPS select GENERIC_PINMUX_FUNCTIONS diff --git a/drivers/pinctrl/renesas/pinctrl-rzt2h.c b/drivers/pinctrl/rene= sas/pinctrl-rzt2h.c index d1dfe4b9a085..613f75337ee6 100644 --- a/drivers/pinctrl/renesas/pinctrl-rzt2h.c +++ b/drivers/pinctrl/renesas/pinctrl-rzt2h.c @@ -763,6 +763,12 @@ static const u8 r9a09g077_gpio_configs[] =3D { 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0x7f, }; =20 +static const u8 r9a09g087_gpio_configs[] =3D { + 0x1f, 0xff, 0xff, 0x1f, 0, 0xfe, 0xff, 0, 0x7e, 0xf0, 0xff, 0x1, + 0xff, 0xff, 0xff, 0, 0xe0, 0xff, 0xff, 0, 0xff, 0xff, 0xff, 0x1, + 0xe0, 0xff, 0xff, 0x7f, 0, 0xfe, 0xff, 0x7f, 0, 0xfc, 0x7f, +}; + static struct rzt2h_pinctrl_data r9a09g077_data =3D { .port_pins =3D rzt2h_gpio_names, .n_port_pins =3D ARRAY_SIZE(r9a09g077_gpio_configs) * RZT2H_PINS_PER_PORT, @@ -770,11 +776,22 @@ static struct rzt2h_pinctrl_data r9a09g077_data =3D { .n_ports =3D ARRAY_SIZE(r9a09g077_gpio_configs), }; =20 +static struct rzt2h_pinctrl_data r9a09g087_data =3D { + .port_pins =3D rzt2h_gpio_names, + .n_port_pins =3D ARRAY_SIZE(r9a09g087_gpio_configs) * RZT2H_PINS_PER_PORT, + .port_pin_configs =3D r9a09g087_gpio_configs, + .n_ports =3D ARRAY_SIZE(r9a09g087_gpio_configs), +}; + static const struct of_device_id rzt2h_pinctrl_of_table[] =3D { { .compatible =3D "renesas,r9a09g077-pinctrl", .data =3D &r9a09g077_data, }, + { + .compatible =3D "renesas,r9a09g087-pinctrl", + .data =3D &r9a09g087_data, + }, { /* sentinel */ } }; =20 --=20 2.49.0