From nobody Wed Oct 8 21:41:17 2025 Received: from lelvem-ot01.ext.ti.com (lelvem-ot01.ext.ti.com [198.47.23.234]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D0B6725B69E; Tue, 24 Jun 2025 08:26:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.234 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750753602; cv=none; b=CGQiLnA9obohU47S5nDOemxE18vtfBjcRUgxySc+gvGdaF9sozVVeSG/EL2PPwub/Ac/ag73omgOFrayNBSEqlg03ZEXH8+QrUvdlVDDxgbiRs3Elemnhf7abv12M52VD+SXkBryoeD0dtK7eNDsDB1IrXxYx98DzWsoVmKjd4U= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750753602; c=relaxed/simple; bh=6wtA51BHfj1zoQDFIKn8iTKkrIsgpYOYDirF5wXZINs=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Kn5N1Z902ZpaaFwjnIsGB+XcyQzp9nisKjZHm/eWoS4FekWLbPp7+LkMAA88WMFKTcUNo2FN1YBez7Rtk88I4Mot6N7IGGP0wlGifQLoR8/QiJVA87dVn/vXaKP2+yD10ZOHl+bxMwurDQiyGwUP30C6vnhl96RmEHITmXJlA/4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=luz111WH; arc=none smtp.client-ip=198.47.23.234 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="luz111WH" Received: from lelvem-sh02.itg.ti.com ([10.180.78.226]) by lelvem-ot01.ext.ti.com (8.15.2/8.15.2) with ESMTP id 55O8QMfQ1108940; Tue, 24 Jun 2025 03:26:22 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1750753582; bh=ARenIHQDE4fGP/l8dHN4HTvBydXiczlX76prE7G/63o=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=luz111WHsBLS7m2xm3GyeD1CxhVR7JEdmpm+nK9N5+gY/8GafP3gXmd9/gTjHi5ny oGYSQCmYX2nMGdhKOgoVjUHmcfOhkPfyCC1nlJt51yUZFhiRMmCJA1/M2+yGxEapyd ehOBG8k+UkUri9/KhuCMMQyc8ne47NCPprveLzuM= Received: from DLEE113.ent.ti.com (dlee113.ent.ti.com [157.170.170.24]) by lelvem-sh02.itg.ti.com (8.18.1/8.18.1) with ESMTPS id 55O8QMPZ1551240 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA256 bits=128 verify=FAIL); Tue, 24 Jun 2025 03:26:22 -0500 Received: from DLEE102.ent.ti.com (157.170.170.32) by DLEE113.ent.ti.com (157.170.170.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.55; Tue, 24 Jun 2025 03:26:22 -0500 Received: from lelvem-mr06.itg.ti.com (10.180.75.8) by DLEE102.ent.ti.com (157.170.170.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.55 via Frontend Transport; Tue, 24 Jun 2025 03:26:22 -0500 Received: from localhost (jayesh-hp-z2-tower-g5-workstation.dhcp.ti.com [172.24.227.214]) by lelvem-mr06.itg.ti.com (8.18.1/8.18.1) with ESMTP id 55O8QLTk1183544; Tue, 24 Jun 2025 03:26:22 -0500 From: Jayesh Choudhary To: , , CC: , , , , , , , , Subject: [PATCH v2 1/7] arm64: dts: ti: k3-j784s4-j742s2-main-common: add DSI & DSI PHY Date: Tue, 24 Jun 2025 13:56:13 +0530 Message-ID: <20250624082619.324851-2-j-choudhary@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250624082619.324851-1-j-choudhary@ti.com> References: <20250624082619.324851-1-j-choudhary@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea Content-Type: text/plain; charset="utf-8" Add DT nodes for DPI to DSI Bridge and DSI Phy. The DSI bridge is Cadence DSI and the PHY is a Cadence DPHY with TI wrapper. Signed-off-by: Jayesh Choudhary --- .../dts/ti/k3-j784s4-j742s2-main-common.dtsi | 37 +++++++++++++++++++ 1 file changed, 37 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j784s4-j742s2-main-common.dtsi b/arc= h/arm64/boot/dts/ti/k3-j784s4-j742s2-main-common.dtsi index 363d68fec387..2413c4913a8b 100644 --- a/arch/arm64/boot/dts/ti/k3-j784s4-j742s2-main-common.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j784s4-j742s2-main-common.dtsi @@ -2517,6 +2517,43 @@ watchdog18: watchdog@2550000 { status =3D "reserved"; }; =20 + dphy_tx0: phy@4480000 { + compatible =3D "ti,j721e-dphy"; + reg =3D <0x0 0x04480000 0x0 0x1000>; + clocks =3D <&k3_clks 402 20>, <&k3_clks 402 3>; + clock-names =3D "psm", "pll_ref"; + #phy-cells =3D <0>; + power-domains =3D <&k3_pds 402 TI_SCI_PD_EXCLUSIVE>; + assigned-clocks =3D <&k3_clks 402 3>; + assigned-clock-parents =3D <&k3_clks 402 4>; + assigned-clock-rates =3D <19200000>; + status =3D "disabled"; + }; + + dsi0: dsi@4800000 { + compatible =3D "ti,j721e-dsi"; + reg =3D <0x0 0x04800000 0x0 0x100000>, <0x0 0x04710000 0x0 0x100>; + clocks =3D <&k3_clks 215 2>, <&k3_clks 215 5>; + clock-names =3D "dsi_p_clk", "dsi_sys_clk"; + power-domains =3D <&k3_pds 215 TI_SCI_PD_EXCLUSIVE>; + interrupt-parent =3D <&gic500>; + interrupts =3D ; + phys =3D <&dphy_tx0>; + phy-names =3D "dphy"; + status =3D "disabled"; + + dsi0_ports: ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + port@0 { + reg =3D <0>; + }; + port@1 { + reg =3D <1>; + }; + }; + }; + mhdp: bridge@a000000 { compatible =3D "ti,j721e-mhdp8546"; reg =3D <0x0 0xa000000 0x0 0x30a00>, --=20 2.34.1 From nobody Wed Oct 8 21:41:17 2025 Received: from fllvem-ot03.ext.ti.com (fllvem-ot03.ext.ti.com [198.47.19.245]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 97D4F258CDC; Tue, 24 Jun 2025 08:26:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.245 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750753593; cv=none; b=kYbOYgtDJ+2+f4UumByWH9wgpLMJpAqPxAC8LqUefcn7pTyAcp/iC2l6hqcz5Q9f94Yc3PJVq6oAxMoiNwuwg+isjXAIpkg9MoWdvCTcFHTZeIzd7glrJ5ba3viSMAwzkVWUfH93BkmT11evqtPc94EMeT+014q334utdaH5QbM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750753593; c=relaxed/simple; bh=Sm9UqwZCJp3zQNVteR6Af8n8bd+E7enWCnXl1U3EVp8=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=u+MBpokNx3dkABOXGypnY2A7eI+PHDHAKpyB2Snd7RZwVSlKJA0v6E1i2C+tNxglxfqHNLbs6GCp2OF0Z26ipgGih0sCBPXD72U92A15tzPw2fQYQfzGEOI2haSnokghwghAefPEdOC6XChzagGFkCWygx6pejCI9X7/3I38I/4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=pTz0QEqm; arc=none smtp.client-ip=198.47.19.245 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="pTz0QEqm" Received: from fllvem-sh04.itg.ti.com ([10.64.41.54]) by fllvem-ot03.ext.ti.com (8.15.2/8.15.2) with ESMTP id 55O8QOGH1503319; Tue, 24 Jun 2025 03:26:24 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1750753584; bh=28uWrGAVfZHUZbD6CAD33ZS3i7gjhNRKGVjSHEzATNI=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=pTz0QEqmTCRAfSoQdNSw3PnJIGvk5MSUkq1ZDNuK/xmyVXiza/xqrSC4aq6J7/gT3 YWQABIMpAoPcEOPXQ2sY+p2nQgOZYkRPz2fWFVV5iTGRTYQnPuzN9uuvb+Zt00FfyB oR3p8NZvEgxW9rCRXyNbQcumZc1WgvSQ2WxBOZDI= Received: from DFLE107.ent.ti.com (dfle107.ent.ti.com [10.64.6.28]) by fllvem-sh04.itg.ti.com (8.18.1/8.18.1) with ESMTPS id 55O8QOD8100515 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA256 bits=128 verify=FAIL); Tue, 24 Jun 2025 03:26:24 -0500 Received: from DFLE115.ent.ti.com (10.64.6.36) by DFLE107.ent.ti.com (10.64.6.28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.55; Tue, 24 Jun 2025 03:26:24 -0500 Received: from lelvem-mr06.itg.ti.com (10.180.75.8) by DFLE115.ent.ti.com (10.64.6.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.55 via Frontend Transport; Tue, 24 Jun 2025 03:26:23 -0500 Received: from localhost (jayesh-hp-z2-tower-g5-workstation.dhcp.ti.com [172.24.227.214]) by lelvem-mr06.itg.ti.com (8.18.1/8.18.1) with ESMTP id 55O8QN8D1183582; Tue, 24 Jun 2025 03:26:23 -0500 From: Jayesh Choudhary To: , , CC: , , , , , , , , Subject: [PATCH v2 2/7] arm64: dts: ti: k3-j784s4-j742s2-evm-common: Enable DisplayPort-1 Date: Tue, 24 Jun 2025 13:56:14 +0530 Message-ID: <20250624082619.324851-3-j-choudhary@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250624082619.324851-1-j-choudhary@ti.com> References: <20250624082619.324851-1-j-choudhary@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea Content-Type: text/plain; charset="utf-8" Enable DSI display for J784S4 EVM. Add DT node for DSI-to-eDP bridge. The DSI to eDP bridge is SN65DSI86 on the board. Add the endpoint nodes to describe connection from: DSS =3D> DSI =3D> SN65DSI86 bridge =3D> DisplayPort-1 Set status for all required nodes for display as 'okay'. Signed-off-by: Jayesh Choudhary --- .../dts/ti/k3-j784s4-j742s2-evm-common.dtsi | 117 +++++++++++++++++- 1 file changed, 116 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/ti/k3-j784s4-j742s2-evm-common.dtsi b/arch= /arm64/boot/dts/ti/k3-j784s4-j742s2-evm-common.dtsi index fa656b7b13a1..63ff3eaedd4a 100644 --- a/arch/arm64/boot/dts/ti/k3-j784s4-j742s2-evm-common.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j784s4-j742s2-evm-common.dtsi @@ -301,6 +301,52 @@ codec_audio: sound { clock-names =3D "cpb-mcasp-auxclk", "cpb-mcasp-auxclk-48000", "cpb-codec-scki", "cpb-codec-scki-48000"; }; + + vsys_io_1v8: regulator-vsys-io-1v8 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vsys_io_1v8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-always-on; + regulator-boot-on; + }; + + vsys_io_1v2: regulator-vsys-io-1v2 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vsys_io_1v2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-always-on; + regulator-boot-on; + }; + + edp1_refclk: clock-edp1-refclk { + #clock-cells =3D <0>; + compatible =3D "fixed-clock"; + clock-frequency =3D <19200000>; + }; + + dp1_pwr_3v3: regulator-dp1-prw { + compatible =3D "regulator-fixed"; + regulator-name =3D "dp1-pwr"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + gpio =3D <&exp4 1 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; + + dp1: connector-dp1 { + compatible =3D "dp-connector"; + label =3D "DP1"; + type =3D "full-size"; + dp-pwr-supply =3D <&dp1_pwr_3v3>; + + port { + dp1_connector_in: endpoint { + remote-endpoint =3D <&dp1_out>; + }; + }; + }; }; =20 &wkup_gpio0 { @@ -1340,12 +1386,24 @@ &mhdp { }; =20 &dss_ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + /* DP */ - port { + port@0 { + reg =3D <0>; dpi0_out: endpoint { remote-endpoint =3D <&dp0_in>; }; }; + + /* DSI */ + port@2 { + reg =3D <2>; + dpi2_out: endpoint { + remote-endpoint =3D <&dsi0_in>; + }; + }; }; =20 &main_i2c4 { @@ -1360,6 +1418,63 @@ exp4: gpio@20 { gpio-controller; #gpio-cells =3D <2>; }; + + dsi_edp_bridge: dsi-edp-bridge@2c { + compatible =3D "ti,sn65dsi86"; + reg =3D <0x2c>; + + clock-names =3D "refclk"; + clocks =3D <&edp1_refclk>; + + enable-gpios =3D <&exp4 2 GPIO_ACTIVE_HIGH>; + + vpll-supply =3D <&vsys_io_1v8>; + vccio-supply =3D <&vsys_io_1v8>; + vcca-supply =3D <&vsys_io_1v2>; + vcc-supply =3D <&vsys_io_1v2>; + + dsi_edp_bridge_ports: ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + port@0 { + reg =3D <0>; + dp1_in: endpoint { + remote-endpoint =3D <&dsi0_out>; + }; + }; + + port@1 { + reg =3D <1>; + dp1_out: endpoint { + remote-endpoint =3D <&dp1_connector_in>; + }; + }; + }; + }; +}; + +&dsi0_ports { + port@0 { + reg =3D <0>; + dsi0_out: endpoint { + remote-endpoint =3D <&dp1_in>; + }; + }; + + port@1 { + reg =3D <1>; + dsi0_in: endpoint { + remote-endpoint =3D <&dpi2_out>; + }; + }; +}; + +&dphy_tx0 { + status =3D "okay"; +}; + +&dsi0 { + status =3D "okay"; }; =20 &dp0_ports { --=20 2.34.1 From nobody Wed Oct 8 21:41:17 2025 Received: from fllvem-ot04.ext.ti.com (fllvem-ot04.ext.ti.com [198.47.19.246]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C436C258CE7; Tue, 24 Jun 2025 08:26:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.246 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750753593; cv=none; b=dqoJ1aexSPj55Yuc46Vaukldav/TzvLHhYyZWsosfgg6QNEC9H1teMEN8HJ4lUxa+5oz/+9yMDCpOONDtfkNljRTtZIhTTAilD1GJqvx0vo2EJDnZFHX5rbwdkeLiFZgaabx0ssNF8JhTSjgvClAz53QHHAFajV4L6D+KS6QJG8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750753593; c=relaxed/simple; bh=QRgX+NJ29rb6ZeO5bC+li4IIT4vc4Yswth1i3Citlic=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=CuoQY7RG35OlWEHQdu3oOrnH+wSCJJJRsajJPggSt78rN+zfd7+A+dA0NTw/mf8KF2T9/JpIWVIG6L7S/BS7QuqbSzlZBsmMUgtVobLOCnoh/6WytJvNakd0vSRM+UTObC9mHQFwA90IWfXiLJwBQvRrwub6PgYwaI1A6IdjB+A= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=FaKz7vu7; arc=none smtp.client-ip=198.47.19.246 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="FaKz7vu7" Received: from fllvem-sh04.itg.ti.com ([10.64.41.54]) by fllvem-ot04.ext.ti.com (8.15.2/8.15.2) with ESMTP id 55O8QQ6l1822877; Tue, 24 Jun 2025 03:26:26 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1750753587; bh=Hvp7xqhrJ8j09Apo35riMe04jFx18ro7DAZaWEWXE64=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=FaKz7vu7Z0Iw/BPAs6Sbjn3LrXN44kbQm0FCTQDv+rWM3CAEeWzYHnkUtG7+iFsQ5 vSYDNXvEVNpPcEmiZyHlGOEDaKCVfN5WSKapWti8PkQgE+cq7V7WobAAigoP1GwHsU FdlikZT6AaFdXort1WRpOMThh30UlRdJEDAocfUE= Received: from DLEE107.ent.ti.com (dlee107.ent.ti.com [157.170.170.37]) by fllvem-sh04.itg.ti.com (8.18.1/8.18.1) with ESMTPS id 55O8QQvt100529 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA256 bits=128 verify=FAIL); Tue, 24 Jun 2025 03:26:26 -0500 Received: from DLEE105.ent.ti.com (157.170.170.35) by DLEE107.ent.ti.com (157.170.170.37) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.55; Tue, 24 Jun 2025 03:26:26 -0500 Received: from lelvem-mr05.itg.ti.com (10.180.75.9) by DLEE105.ent.ti.com (157.170.170.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.55 via Frontend Transport; Tue, 24 Jun 2025 03:26:26 -0500 Received: from localhost (jayesh-hp-z2-tower-g5-workstation.dhcp.ti.com [172.24.227.214]) by lelvem-mr05.itg.ti.com (8.18.1/8.18.1) with ESMTP id 55O8QPxj1447994; Tue, 24 Jun 2025 03:26:26 -0500 From: Jayesh Choudhary To: , , CC: , , , , , , , , Subject: [PATCH v2 3/7] arm64: dts: ti: k3-j721s2-main: add DSI & DSI PHY Date: Tue, 24 Jun 2025 13:56:15 +0530 Message-ID: <20250624082619.324851-4-j-choudhary@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250624082619.324851-1-j-choudhary@ti.com> References: <20250624082619.324851-1-j-choudhary@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea Content-Type: text/plain; charset="utf-8" From: Rahul T R Add DT nodes for DPI to DSI Bridge and DSI Phy. The DSI bridge is Cadence DSI and the PHY is a Cadence DPHY with TI wrapper. Signed-off-by: Rahul T R [j-choudhary@ti.com: disable dsi and dphy nodes, rename dphy node] Signed-off-by: Jayesh Choudhary --- arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi | 37 ++++++++++++++++++++++ 1 file changed, 37 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi b/arch/arm64/boot/d= ts/ti/k3-j721s2-main.dtsi index 83cf0adb2cb7..e17fffc36248 100644 --- a/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi @@ -1795,6 +1795,43 @@ main_spi7: spi@2170000 { status =3D "disabled"; }; =20 + dphy_tx0: phy@4480000 { + compatible =3D "ti,j721e-dphy"; + reg =3D <0x0 0x04480000 0x0 0x1000>; + clocks =3D <&k3_clks 363 8>, <&k3_clks 363 14>; + clock-names =3D "psm", "pll_ref"; + #phy-cells =3D <0>; + power-domains =3D <&k3_pds 363 TI_SCI_PD_EXCLUSIVE>; + assigned-clocks =3D <&k3_clks 363 14>; + assigned-clock-parents =3D <&k3_clks 363 15>; + assigned-clock-rates =3D <19200000>; + status =3D "disabled"; + }; + + dsi0: dsi@4800000 { + compatible =3D "ti,j721e-dsi"; + reg =3D <0x0 0x04800000 0x0 0x100000>, <0x0 0x04710000 0x0 0x100>; + clocks =3D <&k3_clks 154 4>, <&k3_clks 154 1>; + clock-names =3D "dsi_p_clk", "dsi_sys_clk"; + power-domains =3D <&k3_pds 154 TI_SCI_PD_EXCLUSIVE>; + interrupt-parent =3D <&gic500>; + interrupts =3D ; + phys =3D <&dphy_tx0>; + phy-names =3D "dphy"; + status =3D "disabled"; + + dsi0_ports: ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + port@0 { + reg =3D <0>; + }; + port@1 { + reg =3D <1>; + }; + }; + }; + dss: dss@4a00000 { compatible =3D "ti,j721e-dss"; reg =3D <0x00 0x04a00000 0x00 0x10000>, /* common_m */ --=20 2.34.1 From nobody Wed Oct 8 21:41:17 2025 Received: from lelvem-ot02.ext.ti.com (lelvem-ot02.ext.ti.com [198.47.23.235]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A763525A2AB; Tue, 24 Jun 2025 08:26:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.235 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750753596; cv=none; b=ubbdB7GjtDB4uJ7vs7sdDHvqdRClsgniLleZxSHkK1jyTZyIziHmJ5D63A9tOhcVuYndiVsOlyC6TDp8BKpXb+tF6HTziMYJNJnuyAeNVwvcR6ghm/OHcDlejRD6pTr2resnkoBnDETggQqag6lNsUU2DFTJvNATjOXcjnFsjGc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750753596; c=relaxed/simple; bh=a9gPC3hAeynqQc8OYfrBKNMOnVtTlG+LdvhB9M89GWA=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=hhlLAhPahzxX1VbOwJ36FTGFfDXgtbxr5o1dLYQAmvyTgiMltL2k69BtT8CGCWkkcAib6AWnnUfnjSdatVlYjjj6rsPAg3y4tRv7WVa+I4UqxLJqlebIoNnMDELIJIqORVaYAVjuQao11CJIqSZYLPZLL109upAC9zdq1Q/IJZs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=dWEatX0J; arc=none smtp.client-ip=198.47.23.235 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="dWEatX0J" Received: from lelvem-sh02.itg.ti.com ([10.180.78.226]) by lelvem-ot02.ext.ti.com (8.15.2/8.15.2) with ESMTP id 55O8QSPV1731128; Tue, 24 Jun 2025 03:26:28 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1750753588; bh=cdT6uLvt7v0OlGBZcXbpnLNPp3K3v9W/E3AD3dZIWto=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=dWEatX0JsXjRtUeWFuRxaWKkwhdwQzU8Ez2OQMUrnfi8NN5tzBvhgit80P6CU4HS2 fkhZY1Jk5C74s/hWiYIvgJC6jyIRAPAE/oAux7MJHk8lU7SmFLu9qr3bpeolgcA1cx nRbVxfsYh0ku5XkzT+cTlr07ydKEFMC30rnhlZR4= Received: from DLEE107.ent.ti.com (dlee107.ent.ti.com [157.170.170.37]) by lelvem-sh02.itg.ti.com (8.18.1/8.18.1) with ESMTPS id 55O8QS8j1551294 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA256 bits=128 verify=FAIL); Tue, 24 Jun 2025 03:26:28 -0500 Received: from DLEE108.ent.ti.com (157.170.170.38) by DLEE107.ent.ti.com (157.170.170.37) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.55; Tue, 24 Jun 2025 03:26:28 -0500 Received: from lelvem-mr06.itg.ti.com (10.180.75.8) by DLEE108.ent.ti.com (157.170.170.38) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.55 via Frontend Transport; Tue, 24 Jun 2025 03:26:27 -0500 Received: from localhost (jayesh-hp-z2-tower-g5-workstation.dhcp.ti.com [172.24.227.214]) by lelvem-mr06.itg.ti.com (8.18.1/8.18.1) with ESMTP id 55O8QR7A1183643; Tue, 24 Jun 2025 03:26:27 -0500 From: Jayesh Choudhary To: , , CC: , , , , , , , , Subject: [PATCH v2 4/7] arm64: dts: ti: k3-j721s2-common-proc-board: Add main_i2c4 instance Date: Tue, 24 Jun 2025 13:56:16 +0530 Message-ID: <20250624082619.324851-5-j-choudhary@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250624082619.324851-1-j-choudhary@ti.com> References: <20250624082619.324851-1-j-choudhary@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea Content-Type: text/plain; charset="utf-8" Add dt node for main_i2c4 instance along with required pinmuxing. Also add the gpio expander 'exp4' required by display connector. Signed-off-by: Jayesh Choudhary --- .../dts/ti/k3-j721s2-common-proc-board.dts | 24 +++++++++++++++++++ 1 file changed, 24 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts b/arch/= arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts index e2fc1288ed07..793d50344fad 100644 --- a/arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts +++ b/arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts @@ -148,6 +148,13 @@ J721S2_IOPAD(0x060, PIN_INPUT_PULLUP, 13) /* (AC27) MC= ASP2_AXR1.I2C3_SDA */ >; }; =20 + main_i2c4_pins_default: main-i2c4-default-pins { + pinctrl-single,pins =3D < + J721S2_IOPAD(0x014, PIN_INPUT_PULLUP, 8) /* (AD25) I2C4_SCL */ + J721S2_IOPAD(0x010, PIN_INPUT_PULLUP, 8) /* (AF28) I2C4_SDA */ + >; + }; + main_i2c5_pins_default: main-i2c5-default-pins { pinctrl-single,pins =3D < J721S2_IOPAD(0x01c, PIN_INPUT, 8) /* (Y24) MCAN15_TX.I2C5_SCL */ @@ -370,6 +377,23 @@ exp2: gpio@22 { }; }; =20 +&main_i2c4 { + status =3D "okay"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&main_i2c4_pins_default>; + clock-frequency =3D <400000>; + + exp4: gpio@20 { + compatible =3D "ti,tca6408"; + reg =3D <0x20>; + gpio-controller; + #gpio-cells =3D <2>; + gpio-line-names =3D "DP0_PWR_SW_EN", "DP1_PWR_SW_EN", "UB981_PDB", + "UB981_GPIO0", "UB981_GPIO1", "UB981_GPIO2", + "UB981_GPIO3", "PWR_SW_CNTL_DSI0#"; + }; +}; + &main_i2c5 { pinctrl-names =3D "default"; pinctrl-0 =3D <&main_i2c5_pins_default>; --=20 2.34.1 From nobody Wed Oct 8 21:41:17 2025 Received: from fllvem-ot04.ext.ti.com (fllvem-ot04.ext.ti.com [198.47.19.246]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9219C25A322; Tue, 24 Jun 2025 08:26:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.246 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750753597; cv=none; b=seSG8PGj4tOz/SjkQcRLKEJLbBVcH0u+6am+CqCC9bITAsNg8SBwHWRYpH9CqvOFgVqZvmVQWZtsq+NlBwZXjojS77dRjLzwClE9kRlk6GKATWHQzrop9FLDodUM3x/9tZzPYyFis0WmTO6s1Kj1Zk0JCjck99MLI7wXw3LAoTg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750753597; c=relaxed/simple; bh=A3l7R0IWVrAHMhZMau3Hjy1DgtsbcH0K28G/2X6Obkw=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=e3LQemYZI5peSSRXr7c97duwtdheFm54kMXzAnbhzj3eEv0f3sdloAAujgMT8jJI3nm3wyWLCQFph9Y9cQvLGXIsrJOl/erYB2pHGOzuAQ7gJ1phQ+ptHzbfWcuEGXy6s2wjaUZ0N2i5EY1u0L6+w1mub0gUTh9FMDaPe3mJs9o= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=O09GFdJg; arc=none smtp.client-ip=198.47.19.246 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="O09GFdJg" Received: from fllvem-sh03.itg.ti.com ([10.64.41.86]) by fllvem-ot04.ext.ti.com (8.15.2/8.15.2) with ESMTP id 55O8QUDV1822889; Tue, 24 Jun 2025 03:26:30 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1750753590; bh=7KzJ5Qco/8YjiW625uFztCg7U/MXSrARbViW0C4Ef1s=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=O09GFdJgi6MIPsLNTGPYiYbE1NhmldZKW4FI6cXP+GEvU+rDM9iZSDvGVrFdO4nmd OIi3v/9r5dcNEinPtb/tUh7FILQ6j/k/gLfV2kQ4YfuazceaoC0MzSeoPz1vSwiChH BvLD2ztBPjdhWh8J4OaXYODjj2i9ivZHSDCqpBs4= Received: from DFLE110.ent.ti.com (dfle110.ent.ti.com [10.64.6.31]) by fllvem-sh03.itg.ti.com (8.18.1/8.18.1) with ESMTPS id 55O8QTUQ4039832 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA256 bits=128 verify=FAIL); Tue, 24 Jun 2025 03:26:30 -0500 Received: from DFLE114.ent.ti.com (10.64.6.35) by DFLE110.ent.ti.com (10.64.6.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.55; Tue, 24 Jun 2025 03:26:29 -0500 Received: from lelvem-mr05.itg.ti.com (10.180.75.9) by DFLE114.ent.ti.com (10.64.6.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.55 via Frontend Transport; Tue, 24 Jun 2025 03:26:29 -0500 Received: from localhost (jayesh-hp-z2-tower-g5-workstation.dhcp.ti.com [172.24.227.214]) by lelvem-mr05.itg.ti.com (8.18.1/8.18.1) with ESMTP id 55O8QSmZ1448045; Tue, 24 Jun 2025 03:26:29 -0500 From: Jayesh Choudhary To: , , CC: , , , , , , , , Subject: [PATCH v2 5/7] arm64: dts: ti: k3-j721s2-som-p0: add DSI to eDP Date: Tue, 24 Jun 2025 13:56:17 +0530 Message-ID: <20250624082619.324851-6-j-choudhary@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250624082619.324851-1-j-choudhary@ti.com> References: <20250624082619.324851-1-j-choudhary@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea Content-Type: text/plain; charset="utf-8" From: Rahul T R Add DT nodes for DSI to eDP bridge. The DSI to eDP bridge is SN65DSI86 on SOM. Signed-off-by: Rahul T R Signed-off-by: Jayesh Choudhary --- arch/arm64/boot/dts/ti/k3-j721s2-som-p0.dtsi | 52 ++++++++++++++++++++ 1 file changed, 52 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-som-p0.dtsi b/arch/arm64/boot= /dts/ti/k3-j721s2-som-p0.dtsi index 54fc5c4f8c3f..b4fc669a36ae 100644 --- a/arch/arm64/boot/dts/ti/k3-j721s2-som-p0.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j721s2-som-p0.dtsi @@ -152,6 +152,30 @@ transceiver0: can-phy0 { #phy-cells =3D <0>; max-bitrate =3D <5000000>; }; + + vsys_io_1v8: regulator-vsys-io-1v8 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vsys_io_1v8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-always-on; + regulator-boot-on; + }; + + vsys_io_1v2: regulator-vsys-io-1v2 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vsys_io_1v2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-always-on; + regulator-boot-on; + }; + + edp1_refclk: clock-edp1-refclk { + #clock-cells =3D <0>; + compatible =3D "fixed-clock"; + clock-frequency =3D <19200000>; + }; }; =20 &wkup_pmx0 { @@ -630,3 +654,31 @@ &c71_1 { memory-region =3D <&c71_1_dma_memory_region>, <&c71_1_memory_region>; }; + +&main_i2c4 { + dsi_edp_bridge: dsi-edp-bridge@2c { + compatible =3D "ti,sn65dsi86"; + reg =3D <0x2c>; + + clock-names =3D "refclk"; + clocks =3D <&edp1_refclk>; + + enable-gpios =3D <&exp_som 5 0>; + + vpll-supply =3D <&vsys_io_1v8>; + vccio-supply =3D <&vsys_io_1v8>; + vcca-supply =3D <&vsys_io_1v2>; + vcc-supply =3D <&vsys_io_1v2>; + + dsi_edp_bridge_ports: ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + port@0 { + reg =3D <0>; + }; + port@1 { + reg =3D <1>; + }; + }; + }; +}; --=20 2.34.1 From nobody Wed Oct 8 21:41:17 2025 Received: from lelvem-ot01.ext.ti.com (lelvem-ot01.ext.ti.com [198.47.23.234]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A8E332580D1; Tue, 24 Jun 2025 08:26:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.234 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750753603; cv=none; b=gPuifzIsJGvdkFX1DGtMbTCb1C+BUqUMg9fwtaTBl+p90orbMNAFLTHV6F+zhpsgtmOo5douEwy5QiDgFOM7IG5yFLDDUAsqowpApNAk8+dZWwrxA6PGNIPN1HWOrFx9O9k/ZCcXXvwgBiL3k4yAmTQYTdjrNgRpvwIvEjRRLy0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750753603; c=relaxed/simple; bh=pB6TeHVvGW/lzTRG9TVHTLZMxp/beOWTtzRN2s2zK5c=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=MsGZ3YV0uC7X8v7sPv3f0hU2xKlsmotK/OMrRYJV8fynhzilAGy/iWVUFXa8osDhdtcw4YrrBEewXD2SbuUcZl/IS6YYPTzn149lf45u4QcwVZrX+0cw/0DX6m4U8J8V2typssp1myGHqtNS41P++HFufRJLOwwtgKz8MryGc0M= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=En39445K; arc=none smtp.client-ip=198.47.23.234 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="En39445K" Received: from lelvem-sh02.itg.ti.com ([10.180.78.226]) by lelvem-ot01.ext.ti.com (8.15.2/8.15.2) with ESMTP id 55O8QWcs1109074; Tue, 24 Jun 2025 03:26:32 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1750753592; bh=0qhBswGbMNvWeYkOf/T6ZsXPUsq70ZJr1FxaO+nhZus=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=En39445KDBwj46er6sRdmKv8GSsXSiTcVdQRj5bfsCvSnH5N4lmUYvUw10+JCNl54 jhzkVOF5eC+B2hNFzFK7I3vv7hoSw/HZr9ZB/NwNIXJXCmiAfcXtfASp/2ynqEZ2Bj 8nb8a7tx3276jus5cdJimfpZD/Stw4BO1qSXoLQo= Received: from DFLE101.ent.ti.com (dfle101.ent.ti.com [10.64.6.22]) by lelvem-sh02.itg.ti.com (8.18.1/8.18.1) with ESMTPS id 55O8QW1R1551313 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA256 bits=128 verify=FAIL); Tue, 24 Jun 2025 03:26:32 -0500 Received: from DFLE113.ent.ti.com (10.64.6.34) by DFLE101.ent.ti.com (10.64.6.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.55; Tue, 24 Jun 2025 03:26:31 -0500 Received: from lelvem-mr05.itg.ti.com (10.180.75.9) by DFLE113.ent.ti.com (10.64.6.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.55 via Frontend Transport; Tue, 24 Jun 2025 03:26:31 -0500 Received: from localhost (jayesh-hp-z2-tower-g5-workstation.dhcp.ti.com [172.24.227.214]) by lelvem-mr05.itg.ti.com (8.18.1/8.18.1) with ESMTP id 55O8QUJG1448073; Tue, 24 Jun 2025 03:26:30 -0500 From: Jayesh Choudhary To: , , CC: , , , , , , , , Subject: [PATCH v2 6/7] arm64: dts: ti: k3-j721s2-common-proc-board: Enable DisplayPort-1 Date: Tue, 24 Jun 2025 13:56:18 +0530 Message-ID: <20250624082619.324851-7-j-choudhary@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250624082619.324851-1-j-choudhary@ti.com> References: <20250624082619.324851-1-j-choudhary@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea Content-Type: text/plain; charset="utf-8" Enable DSI display for J721S2 EVM. Add the endpoint nodes to describe connection from: DSS =3D> DSI Bridge =3D> DSI to eDP bridge =3D> DisplayPort-1 Set status for all required nodes for DisplayPort-1 as 'okay'. Signed-off-by: Jayesh Choudhary --- .../dts/ti/k3-j721s2-common-proc-board.dts | 89 +++++++++++++++++++ 1 file changed, 89 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts b/arch/= arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts index 793d50344fad..efe857a50bb1 100644 --- a/arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts +++ b/arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts @@ -93,6 +93,29 @@ vdd_sd_dv: gpio-regulator-TLV71033 { <3300000 0x1>; }; =20 + dp1_pwr_3v3: regulator-dp1-prw { + compatible =3D "regulator-fixed"; + regulator-name =3D "dp1-pwr"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + gpio =3D <&exp4 1 GPIO_ACTIVE_HIGH>; /* P1 - DP1_PWR_SW_EN */ + enable-active-high; + regulator-always-on; + }; + + dp1: connector-dp1 { + compatible =3D "dp-connector"; + label =3D "DP1"; + type =3D "full-size"; + dp-pwr-supply =3D <&dp1_pwr_3v3>; + + port { + dp1_connector_in: endpoint { + remote-endpoint =3D <&dp1_out>; + }; + }; + }; + transceiver1: can-phy1 { compatible =3D "ti,tcan1043"; #phy-cells =3D <0>; @@ -563,3 +586,69 @@ &main_mcan5 { pinctrl-0 =3D <&main_mcan5_pins_default>; phys =3D <&transceiver4>; }; + +&dss { + /* + * DSS on J721S2-EVM supports DP on VP0 and DSI on VP2. + * These clock assignments are chosen to enable the following outputs: + * VP0 - DisplayPort SST + * VP2 - DSI + */ + status =3D "okay"; + assigned-clocks =3D <&k3_clks 158 2>, + <&k3_clks 158 14>; + assigned-clock-parents =3D <&k3_clks 158 3>, + <&k3_clks 158 16>; +}; + +&dss_ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@2 { + reg =3D <2>; + dpi2_out: endpoint { + remote-endpoint =3D <&dsi0_in>; + }; + }; +}; + +&dsi0_ports { + port@0 { + reg =3D <0>; + dsi0_out: endpoint { + remote-endpoint =3D <&dp1_in>; + }; + }; + + port@1 { + reg =3D <1>; + dsi0_in: endpoint { + remote-endpoint =3D <&dpi2_out>; + }; + }; +}; + +&dsi_edp_bridge_ports { + port@0 { + reg =3D <0>; + dp1_in: endpoint { + remote-endpoint =3D <&dsi0_out>; + }; + }; + + port@1 { + reg =3D <1>; + dp1_out: endpoint { + remote-endpoint =3D <&dp1_connector_in>; + }; + }; +}; + +&dphy_tx0 { + status =3D "okay"; +}; + +&dsi0 { + status =3D "okay"; +}; --=20 2.34.1 From nobody Wed Oct 8 21:41:17 2025 Received: from lelvem-ot02.ext.ti.com (lelvem-ot02.ext.ti.com [198.47.23.235]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DF916257ACA; Tue, 24 Jun 2025 08:26:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.235 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750753599; cv=none; b=BVIkgStKOq5KhuwyH0JoZraRZJTSLj/GqdXGKRb5ZBbQPq1Aw1AyFQDk36T4pAYODB+nqwvIa/xhyKMLCnLCVluwVHxN6TOd8yWmTC0WYNFMO1tX+XnPACkp9BX9s9Xl1ybSS2smzoyOkfGwh/LrF/LS11QENMcGryAxanw5xQI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750753599; c=relaxed/simple; bh=9Sk26LZBrnvdSJ1BykQipu3PDneyw3pcfDqjJ1eieQY=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=fsr5v/bcw+Uyitvi9DQ5Dd3VEJ6a+verqHUiudD6s74dNFXciAH6Ll4bxURRBKwRJSnkN4kP/AbtJUWgN3ZEjRr6HG54J976Nb+KhWRZXna4rqBVjDPc7inSfZdSALruqdHTYimEMyXIJtzGbWoLgtN+2HTq7hQi1k9DJCQqqrc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=t7EmD3h5; arc=none smtp.client-ip=198.47.23.235 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="t7EmD3h5" Received: from fllvem-sh03.itg.ti.com ([10.64.41.86]) by lelvem-ot02.ext.ti.com (8.15.2/8.15.2) with ESMTP id 55O8QXEG1731148; Tue, 24 Jun 2025 03:26:33 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1750753593; bh=6X8quacUBF/myiWfdN5Sfb5gBn4ACp83+Pp02fzr3rI=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=t7EmD3h5wz1SSRE+wFgiYF5tcmV5OzzdjmBIjgfylKZMJiEEM6ZZb2gT7bYPns3D0 EvIsE4UHpuLjkCwFv5ls8Q3gbTLZfIej+PiOl62/kuBuCHOSyeLMvSvogxeONT+ht6 1BKSkoidY7O/Tpv04B8bycRGHIGJV5Z8LBuWhd7Q= Received: from DFLE103.ent.ti.com (dfle103.ent.ti.com [10.64.6.24]) by fllvem-sh03.itg.ti.com (8.18.1/8.18.1) with ESMTPS id 55O8QXeI4039856 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA256 bits=128 verify=FAIL); Tue, 24 Jun 2025 03:26:33 -0500 Received: from DFLE108.ent.ti.com (10.64.6.29) by DFLE103.ent.ti.com (10.64.6.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.55; Tue, 24 Jun 2025 03:26:32 -0500 Received: from lelvem-mr06.itg.ti.com (10.180.75.8) by DFLE108.ent.ti.com (10.64.6.29) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.55 via Frontend Transport; Tue, 24 Jun 2025 03:26:32 -0500 Received: from localhost (jayesh-hp-z2-tower-g5-workstation.dhcp.ti.com [172.24.227.214]) by lelvem-mr06.itg.ti.com (8.18.1/8.18.1) with ESMTP id 55O8QWZx1183729; Tue, 24 Jun 2025 03:26:32 -0500 From: Jayesh Choudhary To: , , CC: , , , , , , , , Subject: [PATCH v2 7/7] arm64: dts: ti: k3-am68-sk: Enable DSI on DisplayPort-0 Date: Tue, 24 Jun 2025 13:56:19 +0530 Message-ID: <20250624082619.324851-8-j-choudhary@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250624082619.324851-1-j-choudhary@ti.com> References: <20250624082619.324851-1-j-choudhary@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea Content-Type: text/plain; charset="utf-8" Enable DSI support for AM68-SK platform. Add DT node for DSI2eDP bridge. The DSI to eDP bridge is sn65dsi86 on the board. Add the endpoint nodes to describe connection from: DSS =3D> DSI =3D> SN65DSI86 bridge =3D> DisplayPort-0 Set status for all required nodes for DisplayPort-0 as 'okay'. Signed-off-by: Jayesh Choudhary --- .../boot/dts/ti/k3-am68-sk-base-board.dts | 96 +++++++++++++++++++ 1 file changed, 96 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am68-sk-base-board.dts b/arch/arm64/= boot/dts/ti/k3-am68-sk-base-board.dts index 5fa70a874d7b..aef63ae2994c 100644 --- a/arch/arm64/boot/dts/ti/k3-am68-sk-base-board.dts +++ b/arch/arm64/boot/dts/ti/k3-am68-sk-base-board.dts @@ -135,6 +135,35 @@ transceiver4: can-phy3 { max-bitrate =3D <5000000>; }; =20 + edp0_refclk: clock-edp0-refclk { + #clock-cells =3D <0>; + compatible =3D "fixed-clock"; + clock-frequency =3D <19200000>; + }; + + dp0_pwr_3v3: fixedregulator-dp0-pwr { + compatible =3D "regulator-fixed"; + regulator-name =3D "dp0-pwr"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + gpio =3D <&exp2 2 GPIO_ACTIVE_HIGH>; /*P0 - DP0_3V3 _EN */ + enable-active-high; + regulator-always-on; + }; + + dp0: dp0-connector { + compatible =3D "dp-connector"; + label =3D "DP0"; + type =3D "full-size"; + dp-pwr-supply =3D <&dp0_pwr_3v3>; + + port { + dp0_connector_in: endpoint { + remote-endpoint =3D <&dp0_out>; + }; + }; + }; + connector-hdmi { compatible =3D "hdmi-connector"; label =3D "hdmi"; @@ -605,6 +634,39 @@ exp2: gpio@20 { gpio-line-names =3D "HDMI_PDn","HDMI_LS_OE", "DP0_3V3_EN","eDP_ENABLE"; }; + + dsi_edp_bridge: dsi-edp-bridge@2c { + compatible =3D "ti,sn65dsi86"; + reg =3D <0x2c>; + clock-names =3D "refclk"; + clocks =3D <&edp0_refclk>; + enable-gpios =3D <&exp2 3 GPIO_ACTIVE_HIGH>; + vpll-supply =3D <&vsys_io_1v8>; + vccio-supply =3D <&vsys_io_1v8>; + vcca-supply =3D <&vsys_io_1v2>; + vcc-supply =3D <&vsys_io_1v2>; + + dsi_edp_bridge_ports: ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + dp0_in: endpoint { + remote-endpoint =3D <&dsi0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + dp0_out: endpoint { + remote-endpoint =3D <&dp0_connector_in>; + }; + }; + }; + }; }; =20 &main_sdhci1 { @@ -699,6 +761,15 @@ dpi_out0: endpoint { remote-endpoint =3D <&tfp410_in>; }; }; + + /* DSI */ + port@2 { + reg =3D <2>; + + dpi0_out: endpoint { + remote-endpoint =3D <&dsi0_in>; + }; + }; }; =20 &serdes_ln_ctrl { @@ -756,3 +827,28 @@ &usb0 { phys =3D <&serdes0_usb_link>; phy-names =3D "cdns3,usb3-phy"; }; + +&dphy_tx0 { + status =3D "okay"; +}; + +&dsi0 { + status =3D "okay"; +}; + +&dsi0_ports { + + port@0 { + reg =3D <0>; + dsi0_out: endpoint { + remote-endpoint =3D <&dp0_in>; + }; + }; + + port@1 { + reg =3D <1>; + dsi0_in: endpoint { + remote-endpoint =3D <&dpi0_out>; + }; + }; +}; --=20 2.34.1