From nobody Thu Oct 9 00:40:44 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CF99A248F6E for ; Mon, 23 Jun 2025 13:04:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750683881; cv=none; b=Br/vej/ztiEPtTjr+xEKbRGA/W1sn24GC03CRMc3tEOVzcL60PetxayN/+gu/yUween5++74xDiwU2UvzZmsdjjG3pgbGc7WKsjz4D+S3WGURogUIXQMZpoBOZCH5a5bst5DUJqTfwggycOZrtO6PjnbvGDB4qB7s4Cb8AwwJcE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750683881; c=relaxed/simple; bh=/BlpWEmVkFfjpn/3mAzrX1kGPLkeZaYDQZ8QKhDor8I=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=QnjbqI+mjIfO/45ZgWUwsVFapzqDQMwiQKISP5UclxqRC65aUoFyPJxnYhjn+VquTUF1zEaoNtsII4rLm2YoOlcMX86sNcuCozUgEOr2RWYvlUxEHPsPx/a6AAtzDmdDkbI8BsVdeBMeXiIji0FP6/ob9FEwEYPKEmYow2ugmlg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=RvmEnRos; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="RvmEnRos" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 55NCUcMx003570 for ; Mon, 23 Jun 2025 13:04:38 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=o0C9b2LLinN LSKrjPoebgxL6KXSiK4LWiWFvZX7PqrY=; b=RvmEnRoso38CFAx1tElkPJ/4V4/ wqPVxn4+YCB3IyI8P3Ddl44UChJM8ZjwPc9W4VyH5ogGj6zRv+st1uQrr2WbnBpN Dq3RBBsvRMqFa88rU6CvE0pCB7LIxKR9y8OWT0OISzqJhETZDt2EJ1aqLm1EPQ6l aJh9bZMeD20REFmlwwT8kx5b5OzAb2eYoRVItd5RPXk7R9w733dbn2ORZhAakvsQ cgUoupcyvqVU5c164BPqXdLtvOLLsOmxrllzj6bw1YKp1kfjLJRRMv5BRong6kFb TBe6aWzG7jE9aOhihkhG6O7E1h9Ozjn+D91kOzaF7ymWZXBuWKvRbWRV41w== Received: from mail-pf1-f198.google.com (mail-pf1-f198.google.com [209.85.210.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 47f70ar30q-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Mon, 23 Jun 2025 13:04:36 +0000 (GMT) Received: by mail-pf1-f198.google.com with SMTP id d2e1a72fcca58-749332fb726so78497b3a.3 for ; Mon, 23 Jun 2025 06:04:36 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1750683876; x=1751288676; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=o0C9b2LLinNLSKrjPoebgxL6KXSiK4LWiWFvZX7PqrY=; b=KnMHXiBy+rud6ImD3E5bhRZEZr45iOeeAOHPPz3k+g5XgE/qis4kntVQ8rTBecgeJz 4U+IuJF6SBdkZrd9WOYoVO7YsXjxZwHgM7+6rbMnph/TGbXWVzREguWfLO3iAj6LCOig udi00o3EAOSHmiS6Zl78Czlw9qlLG7ZNIpZsxOchtFfYntWMDdDqaMr2bjf0GIAv325a 0gwURQlxDDhLYow0167cdWQ6O+fa3m+IE6OVDtXdU0Hxa7/xt4LCaKN9+W/A9AzmiJl2 XXy+WdXqFZl44UZf8bcb5nF7mvxIv12QkOMTCAC3I4MDrpqe00ZgcB9vhCXGeM/wQImj Z/hA== X-Forwarded-Encrypted: i=1; AJvYcCWki9QbWTLVTxIXrCKBeHus+KgAazgX8YqeXCvp2SnL8+5XcHgRIBgsZS8r1H85jnMBWWRgD5hD1Jm3lYU=@vger.kernel.org X-Gm-Message-State: AOJu0YxMNFSD14Py9ahQOgGW5Z6sP+mIKVFy9woN6z7+0hDv7y4tlHgo 6eI3Ebc7wLbK1mk79XJpc07r3F1ydhSGzXzU93BXl0LVLB9rE+FrXManiqClAH3kdzX1fV8LB2b j5Gvcus0ovLU3gxNp8LhzxIi4UxM26pQw/ZfaKvCh4tlmby0V8jDcV0ruQDsLxkGFi8I= X-Gm-Gg: ASbGncvp22TB2zYRRjEZO9OUjjDpA563KpYjl5hEKPCLcQISG+eN2rA+YjogDTlX52n jg9LHcsSwfKOuxebE5lVeltiuQXdgX+zsO65R6L3lUjPpguHBr+Plla/Jmpn1IdDJ6UrApYuO15 tqf8RBB5oXmVv8htUJT+VZlXQ/uA3ymj+ttAmC/0cLiw1INi1NjXQWAk/e6RDOXBwZtTWrVcUic JcErfmdZ5iZrmJLGok7kTD0/NgvfYDVmioClh/ilDyE/wyR5bwAAaz2NaDzjvgfF1OWUKERwcCF EW52xZLNLHVq1u9gkgQJ3hIJRWMSzRkLlpoSnsUcv84vkF3HEY2rPQ== X-Received: by 2002:a05:6a00:6708:b0:737:6589:81e5 with SMTP id d2e1a72fcca58-7490d4f9ad8mr5824634b3a.2.1750683875565; Mon, 23 Jun 2025 06:04:35 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFYIj9dSQErqYoU6ZWGAMdNXXYCxJPw2Hvn3yIlOyufrRrJ0tUegl60KqZQDHnhMASeKtyHUw== X-Received: by 2002:a05:6a00:6708:b0:737:6589:81e5 with SMTP id d2e1a72fcca58-7490d4f9ad8mr5824618b3a.2.1750683875067; Mon, 23 Jun 2025 06:04:35 -0700 (PDT) Received: from hu-uchheda-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-7490a46b8b2sm8713437b3a.16.2025.06.23.06.04.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 23 Jun 2025 06:04:34 -0700 (PDT) From: Umang Chheda To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, kernel@oss.qualcomm.com, umang.chheda@oss.qualcomm.com, Rakesh Kota , Nirmesh Kumar Singh , Swati Agarwal Subject: [PATCH 2/2] arm64: dts: qcom: Add support for QCS8275 IQ8 EVK Date: Mon, 23 Jun 2025 18:34:20 +0530 Message-Id: <20250623130420.3981916-3-umang.chheda@oss.qualcomm.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20250623130420.3981916-1-umang.chheda@oss.qualcomm.com> References: <20250623130420.3981916-1-umang.chheda@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-GUID: Ttn8154aIt8aZXnf9meyMlfXAiG9LZm_ X-Authority-Analysis: v=2.4 cv=c8arQQ9l c=1 sm=1 tr=0 ts=685950e4 cx=c_pps a=m5Vt/hrsBiPMCU0y4gIsQw==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=6IFa9wvqVegA:10 a=COk6AnOGAAAA:8 a=EUspDBNiAAAA:8 a=EXN5aKvdb1NWPgACJsIA:9 a=IoOABgeZipijB_acs4fv:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: Ttn8154aIt8aZXnf9meyMlfXAiG9LZm_ X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNjIzMDA3OCBTYWx0ZWRfX1zvbjy61GUoZ mZtetmBZHHwEbqWEJ4ODiX1WivnC81T+7OQjPLNXJuNs/tjTC9Ad4/PdBU23aLf4ZTH2fNQF+xn lR2FFKkUcWzUvqcAj3RBKmS4ZHhMrJqPEF9ZwlNF1oUEkj/zay76xKsaMuEboTNMx2eA6cvEWfn 98ShgzJm6V2EnBrHTPincoGDIOazzRNkjHucMml2GIp5VVeIapk2VgwnlL//yVPCpXHvYS2TANI 19YoOUqx6iFbY7pVkKNncmLrtS9cVuYUILAVGGGBqMr02yfEOJmX6l4Ht3gsxMMD2qURFCjc+Id xbW0dK0S2c09QEXMgb+w4G+vZpcMQsUzZqyA7NW2gm2c83y/XbRqNzAKhUQIpvLDWtBwi6Um+Nb pDozLnbUODnmlPEDN5ErPfkEKCn4wDXAmYV5aGwJVlB83mn4uOggxmVsT+qzrcXZUlMsk3TN X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-06-23_03,2025-06-23_03,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 lowpriorityscore=0 suspectscore=0 malwarescore=0 clxscore=1011 mlxlogscore=999 phishscore=0 impostorscore=0 mlxscore=0 priorityscore=1501 adultscore=0 spamscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2505280000 definitions=main-2506230078 Content-Type: text/plain; charset="utf-8" Add initial device tree support for IQ-8275-EVK board, based on Qualcomm's QCS8275 SOC. Implement basic features like DSPs, UFS and 'booting to shell' with uart console. Co-developed-by: Rakesh Kota Signed-off-by: Rakesh Kota Co-developed-by: Nirmesh Kumar Singh Signed-off-by: Nirmesh Kumar Singh Co-developed-by: Swati Agarwal Signed-off-by: Swati Agarwal Signed-off-by: Umang Chheda --- arch/arm64/boot/dts/qcom/Makefile | 1 + .../boot/dts/qcom/qcs8275-iq-8275-evk.dts | 241 ++++++++++++++++++ 2 files changed, 242 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/qcs8275-iq-8275-evk.dts diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index 669b888b27a1..417d8c9be4e2 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -122,6 +122,7 @@ qcs6490-rb3gen2-industrial-mezzanine-dtbs :=3D qcs6490-= rb3gen2.dtb qcs6490-rb3gen2 =20 dtb-$(CONFIG_ARCH_QCOM) +=3D qcs6490-rb3gen2-industrial-mezzanine.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D qcs6490-rb3gen2-vision-mezzanine.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D qcs8275-iq-8275-evk.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D qcs8300-ride.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D qcs8550-aim300-aiot.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D qcs9100-ride.dtb diff --git a/arch/arm64/boot/dts/qcom/qcs8275-iq-8275-evk.dts b/arch/arm64/= boot/dts/qcom/qcs8275-iq-8275-evk.dts new file mode 100644 index 000000000000..b17ddb3ef721 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/qcs8275-iq-8275-evk.dts @@ -0,0 +1,241 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) 2025 Qualcomm Innovation Center, Inc. All rights reserved. + */ + +/dts-v1/; + +#include +#include + +#include "qcs8300.dtsi" + +/ { + model =3D "Qualcomm Technologies, Inc. IQ 8275 EVK"; + compatible =3D "qcom,qcs8275-iq-8275-evk", "qcom,qcs8275", "qcom,qcs8300"; + + aliases { + serial0 =3D &uart7; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; +}; + +&apps_rsc { + regulators-0 { + compatible =3D "qcom,pmm8654au-rpmh-regulators"; + qcom,pmic-id =3D "a"; + + vreg_s4a: smps4 { + regulator-name =3D "vreg_s4a"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + }; + + vreg_s9a: smps9 { + regulator-name =3D "vreg_s9a"; + regulator-min-microvolt =3D <1352000>; + regulator-max-microvolt =3D <1352000>; + regulator-initial-mode =3D ; + }; + + vreg_l3a: ldo3 { + regulator-name =3D "vreg_l3a"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l4a: ldo4 { + regulator-name =3D "vreg_l4a"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <912000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l5a: ldo5 { + regulator-name =3D "vreg_l5a"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l6a: ldo6 { + regulator-name =3D "vreg_l6a"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <912000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l7a: ldo7 { + regulator-name =3D "vreg_l7a"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <912000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l8a: ldo8 { + regulator-name =3D "vreg_l8a"; + regulator-min-microvolt =3D <2504000>; + regulator-max-microvolt =3D <2960000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l9a: ldo9 { + regulator-name =3D "vreg_l9a"; + regulator-min-microvolt =3D <2970000>; + regulator-max-microvolt =3D <3072000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + regulators-1 { + compatible =3D "qcom,pmm8654au-rpmh-regulators"; + qcom,pmic-id =3D "c"; + + vreg_s5c: smps5 { + regulator-name =3D "vreg_s5c"; + regulator-min-microvolt =3D <1104000>; + regulator-max-microvolt =3D <1104000>; + regulator-initial-mode =3D ; + }; + + vreg_l1c: ldo1 { + regulator-name =3D "vreg_l1c"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <500000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l2c: ldo2 { + regulator-name =3D "vreg_l2c"; + regulator-min-microvolt =3D <900000>; + regulator-max-microvolt =3D <904000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l4c: ldo4 { + regulator-name =3D "vreg_l4c"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l6c: ldo6 { + regulator-name =3D "vreg_l6c"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l7c: ldo7 { + regulator-name =3D "vreg_l7c"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l8c: ldo8 { + regulator-name =3D "vreg_l8c"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l9c: ldo9 { + regulator-name =3D "vreg_l9c"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; +}; + +&qupv3_id_0 { + status =3D "okay"; +}; + +&remoteproc_adsp { + firmware-name =3D "qcom/qcs8300/adsp.mbn"; + + status =3D "okay"; +}; + +&remoteproc_cdsp { + firmware-name =3D "qcom/qcs8300/cdsp0.mbn"; + + status =3D "okay"; +}; + +&remoteproc_gpdsp { + firmware-name =3D "qcom/qcs8300/gpdsp0.mbn"; + + status =3D "okay"; +}; + +&uart7 { + status =3D "okay"; +}; + +&ufs_mem_hc { + reset-gpios =3D <&tlmm 133 GPIO_ACTIVE_LOW>; + vcc-supply =3D <&vreg_l8a>; + vcc-max-microamp =3D <1100000>; + vccq-supply =3D <&vreg_l4c>; + vccq-max-microamp =3D <1200000>; + + status =3D "okay"; +}; + +&ufs_mem_phy { + vdda-phy-supply =3D <&vreg_l4a>; + vdda-pll-supply =3D <&vreg_l5a>; + + status =3D "okay"; +}; + --=20 2.25.1