From nobody Thu Oct 9 02:17:42 2025 Received: from NAM10-BN7-obe.outbound.protection.outlook.com (mail-bn7nam10on2044.outbound.protection.outlook.com [40.107.92.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3E98F129A78; Sun, 22 Jun 2025 17:23:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.92.44 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750612992; cv=fail; b=CFPMlnuybvdluKWyhovghPRlxFyHMPnNlpKaa3FhApWJ623iJzXkVeaauNZsJmgbB9TH4Ito8SOtGMyKI+uxxwxXeYdtpR7NXDN9dwkpr6nBGkb7vtTLCisa1BpHqXvZyw8Le/xCyc4rIgr2QCk4yylF+3heu8g/7kr/Q25otIc= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750612992; c=relaxed/simple; bh=A97+QdTa0LC4HFB3r6JA17ifOg5nry0F/+XHlYQA838=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=MTkkLkRsEO9i/aWFmhbXCIlxTKBt/TpWGBEal8Q+aw5m92fJq9FBmRcrbf+de2Yb3RQBvlKjT6RSrNgc55OMaE+Ng9/KZo3fOvNpCPDyBRCXhdSneV+rLXBtz+e0Z1R3AZmLKBuUi4NrSbRV1+aLVOn3zYbPuzyhtJHD/kE0UBI= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=tQsL0jn+; arc=fail smtp.client-ip=40.107.92.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="tQsL0jn+" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=HcjewzvGvVJpzKN5DgFPh3dlP/aRf6R4w6SrbZQQst76SHCYlmUfeezk80n4zjEZVM7S67X67fUP6ih44JgPr05vLcxPo90VAc3qFcY39S8Rt91X/Rl4OZyTsAjyIZe+YWeUeP4GzcdZH10Ms+I3NaAh8Xp7AXjqbH15CKDdM4YnSG2jg4vjpXPRw9QjDmgZCjaJGXrGF3yhxoHh4xhnJOOu0PMISNRgPN4BpXy8hVkQML4idlZ0JLkPdVFuQyDJEwoRrFzb2jBP+jGQop0pmOwRAa5HYBfXafPsukllnJhHhc3vp3ZD4MBI25ywaCzFLxFdeRY8Q9UDfTpGdvMi0Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=q5jauvGXjSsM8tbMfAiZP115v53GuX1l7wSQppTEKV8=; b=YI0K1BpldW3fThVo4uAlde25w5Z9CJHG955RHO4QHvQ3q/j7f4T+Hdbiq1pWsEIKvl8RYpnSHib/ZzFOd1fE/M18ptBoQTuMxZpr1AX7dDCSPxo6VUrzr3nEa+A7oaqWUIfiDhN7C06nzkGtb2m0GiVZETY7+QfUVQnltRkVgkBK8VKQ3hXoWJXDkamrotdqJjP9DWLXFvilbF1y4AH65MH6PrnLwfSzLpXhGREUv5jUSjUMJQ3YD9h1yQJ1jtWUL0q2ExuxglghsHEEosKdcM+s0DIkhrZ6ec+G/2k2sLYwmB67mw+OA6KS6ilBDLWxlnnbSZmrbLZ1SYvJVnvz1Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.118.233) smtp.rcpttodomain=davemloft.net smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=q5jauvGXjSsM8tbMfAiZP115v53GuX1l7wSQppTEKV8=; b=tQsL0jn+i7n1CuQk6BvSxxuoEONf/K4VLT5bTpwlMbiGLmytsq7lGWK+yIcJ8puboU2BcE5iNVPVCuefgn0Yfye6LiQ1XdMvHd/Ohxt0BnKu3ltIO1zJBVk2NmTmW2uiCNy+26cir3r3nErlVQ0ffHiumzxLx/A0fdbr513QIamzIjz6ocVP01gbzwD72Sr33efEOuFBmMKZr9L6f3sISxxVbV6pR/kw41vKtl7/Zq/bzIgv7K07zmH0hWhQ0EtRJAKlXEDMO62KdV9kJkewy2vCigje1WWa7dmXJggF/HYgdGhsjAFIj4cgZH190uKwswcXD4WdxjkEaRn01lyo6g== Received: from MW4PR03CA0299.namprd03.prod.outlook.com (2603:10b6:303:b5::34) by DS4PR12MB9635.namprd12.prod.outlook.com (2603:10b6:8:281::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8857.20; Sun, 22 Jun 2025 17:23:02 +0000 Received: from MWH0EPF000A6731.namprd04.prod.outlook.com (2603:10b6:303:b5:cafe::e) by MW4PR03CA0299.outlook.office365.com (2603:10b6:303:b5::34) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8857.28 via Frontend Transport; Sun, 22 Jun 2025 17:23:02 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.118.233) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.118.233 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.118.233; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.118.233) by MWH0EPF000A6731.mail.protection.outlook.com (10.167.249.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8880.14 via Frontend Transport; Sun, 22 Jun 2025 17:23:01 +0000 Received: from drhqmail201.nvidia.com (10.126.190.180) by mail.nvidia.com (10.127.129.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Sun, 22 Jun 2025 10:23:01 -0700 Received: from drhqmail201.nvidia.com (10.126.190.180) by drhqmail201.nvidia.com (10.126.190.180) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.14; Sun, 22 Jun 2025 10:23:00 -0700 Received: from vdi.nvidia.com (10.127.8.10) by mail.nvidia.com (10.126.190.180) with Microsoft SMTP Server id 15.2.1544.14 via Frontend Transport; Sun, 22 Jun 2025 10:22:57 -0700 From: Mark Bloch To: "David S. Miller" , Jakub Kicinski , Paolo Abeni , Eric Dumazet , "Andrew Lunn" , Simon Horman CC: , , , , Leon Romanovsky , , , , , Vlad Dogaru , Yevgeny Kliteynik , Mark Bloch Subject: [PATCH net-next v2 5/8] net/mlx5: HWS, Decouple matcher RX and TX sizes Date: Sun, 22 Jun 2025 20:22:23 +0300 Message-ID: <20250622172226.4174-6-mbloch@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250622172226.4174-1-mbloch@nvidia.com> References: <20250622172226.4174-1-mbloch@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: AnonymousSubmission X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: MWH0EPF000A6731:EE_|DS4PR12MB9635:EE_ X-MS-Office365-Filtering-Correlation-Id: 28b95696-40ea-4def-d136-08ddb1b170e6 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|36860700013|1800799024|82310400026|7416014|376014; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?5/SYmC6EqQSGR7XzvwK2pSCUi2Z8MHp4UlhbMpM8cTiqUoZ7g7FiaUcnUIOT?= =?us-ascii?Q?Bu5htgUJgq/Y8eGc7OW21LrCnAgp/oiLsJuYLqE3EtKSO82NsnBzeGtwO546?= =?us-ascii?Q?cFvS9RcY7CQmI7OV5m0P7VvpGb4TIXAjPzZrIKXPmOo/keYW8m3TdntL35HM?= =?us-ascii?Q?jwGAoeisKKzYcM7BJEudb4afKSCvArsALt0Ebpi4qhlHqTEBMsdcLyMKHF/B?= =?us-ascii?Q?9VHv0+4WQXBLuzwCmxE7ZWKBFtX3FoRJpzg/XlQl4w4QvmHri1duf9jdWh1q?= =?us-ascii?Q?qarvGCn015YTWZtyQDKTFnBntSbWolTuFvHX+8C/ffyR4rY1UpyBZYqNvVrl?= =?us-ascii?Q?QLcosktEEw2PBP2xLEvLTsKbPVJO74nUGQcSG7P+jniSLCu24eMA6v2dsnAn?= =?us-ascii?Q?ZxsoMWL8htQD79JS8hNMnuJuDv6+5SK0FlNZGhttod8Z5yyaDpWo6eEcMWL+?= =?us-ascii?Q?ypxqeaPk91WqslyCQXw4URE/74QWgX0t2152VhavzK9gtiqsNXoU9F6yYWnL?= =?us-ascii?Q?Wz0wObgVOs/vI/ptXUGAEMZ300q271t9dTDCsndP9/56LFj+CVveGlaX47ii?= =?us-ascii?Q?jH/tCyq8vzE6pURnf7ky8ai+euBzrp188Gn7rCg97lAEIGtbu7mhku5BCluz?= =?us-ascii?Q?fSSFn+/Mra4UMmdXw+OEw7YJZGufQqUMYlE9oQ978B+GtxYSvGoRNdTCrbPw?= =?us-ascii?Q?Uptl7nBw3I3bPDzHkLcRqy0u2zARWhN5jjo9LkXiEGsxr/ihfSQUm5mSEIjI?= =?us-ascii?Q?QBTCR2hhViWCwmDooXIelZqmER+euIamF/vKBn5a0AV+8ZusMDgr1JceIPMC?= =?us-ascii?Q?CbbWO0YupoZa8jqY8kD5Hzquq6bO0qBpqCcsqV57TpOLEHDJckBJY9aEUIis?= =?us-ascii?Q?4k2Q1uD7q81M8nblMY12Ube+dLR9Vb7NgZAMnBeIUpEAa65J4v/aLQvOsV3Q?= =?us-ascii?Q?LCxIMqS0wwHF5X9VLlMdkXOuzuOakBmX4SjBPutXrrR7qO67XF+WUAqyvO84?= =?us-ascii?Q?QoQ09OZfM7aG2HgApkAXeELvBbn9PbmiNJKQRlsOsvJkdsRxDS4894wed1Rx?= =?us-ascii?Q?PysVCfO/5OBrwmS1u2vughkxk2Hj5hWJatRFR/dsje6P/rl42zKRi2r4Npxg?= =?us-ascii?Q?p0EhUg9xC0vWtcuhMsSbBaJgmc9imcka2XIfwdMLSst8nwufuV5SwiWb3UAb?= =?us-ascii?Q?QBASQJE85nVXDoyqgEYCA/zRKB9wE9a605/qWqSRnPG2chtji6YbcMJZZH9F?= =?us-ascii?Q?MRky1QWGSMD/d8QTqG15RrmJSEwOyNmK4EvLJkubebqSOz33mcvvJGnKryeR?= =?us-ascii?Q?aAkxlVkAgD7duUPmrpUsAdAY4KVf+TSWbqNF9Sk+JN3xeWHpNop64tOoPoyV?= =?us-ascii?Q?KE0ZHdH23L0sT1Ax2pt7NRhQVnTjCljyHSx2fzrJ+2OZVtc0EJKsS6eBarnS?= =?us-ascii?Q?6TNGaP+UkG30JoOKsW0vsxdb72FKtGbrHBhYbhD7ColGU/Lnvq5XHzHVNN6R?= =?us-ascii?Q?eBOoJxD2xqElnQLIIg/sSxxPW+hyVLDn4VUv?= X-Forefront-Antispam-Report: CIP:216.228.118.233;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc7edge2.nvidia.com;CAT:NONE;SFS:(13230040)(36860700013)(1800799024)(82310400026)(7416014)(376014);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Jun 2025 17:23:01.7051 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 28b95696-40ea-4def-d136-08ddb1b170e6 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.118.233];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: MWH0EPF000A6731.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DS4PR12MB9635 Content-Type: text/plain; charset="utf-8" From: Vlad Dogaru Kernel HWS only uses FDB tables and, as such, creates two lower level containers (RTCs) for each matcher: one for RX and one for TX. Allow these RTCs to differ in size by converting the size part of the matcher attribute to a two element array. Signed-off-by: Vlad Dogaru Reviewed-by: Yevgeny Kliteynik Signed-off-by: Mark Bloch Reviewed-by: Simon Horman --- .../mellanox/mlx5/core/steering/hws/bwc.c | 7 +- .../mellanox/mlx5/core/steering/hws/debug.c | 10 +- .../mellanox/mlx5/core/steering/hws/matcher.c | 107 ++++++++++++------ .../mellanox/mlx5/core/steering/hws/mlx5hws.h | 28 +++-- 4 files changed, 104 insertions(+), 48 deletions(-) diff --git a/drivers/net/ethernet/mellanox/mlx5/core/steering/hws/bwc.c b/d= rivers/net/ethernet/mellanox/mlx5/core/steering/hws/bwc.c index 665e6e285db5..009641e6c874 100644 --- a/drivers/net/ethernet/mellanox/mlx5/core/steering/hws/bwc.c +++ b/drivers/net/ethernet/mellanox/mlx5/core/steering/hws/bwc.c @@ -48,7 +48,7 @@ static void hws_bwc_unlock_all_queues(struct mlx5hws_cont= ext *ctx) =20 static void hws_bwc_matcher_init_attr(struct mlx5hws_bwc_matcher *bwc_matc= her, u32 priority, - u8 size_log, + u8 size_log_rx, u8 size_log_tx, struct mlx5hws_matcher_attr *attr) { struct mlx5hws_bwc_matcher *first_matcher =3D @@ -62,7 +62,8 @@ static void hws_bwc_matcher_init_attr(struct mlx5hws_bwc_= matcher *bwc_matcher, attr->optimize_flow_src =3D MLX5HWS_MATCHER_FLOW_SRC_ANY; attr->insert_mode =3D MLX5HWS_MATCHER_INSERT_BY_HASH; attr->distribute_mode =3D MLX5HWS_MATCHER_DISTRIBUTE_BY_HASH; - attr->rule.num_log =3D size_log; + attr->size[MLX5HWS_MATCHER_SIZE_TYPE_RX].rule.num_log =3D size_log_rx; + attr->size[MLX5HWS_MATCHER_SIZE_TYPE_TX].rule.num_log =3D size_log_tx; attr->resizable =3D true; attr->max_num_of_at_attach =3D MLX5HWS_BWC_MATCHER_ATTACH_AT_NUM; =20 @@ -93,6 +94,7 @@ int mlx5hws_bwc_matcher_create_simple(struct mlx5hws_bwc_= matcher *bwc_matcher, hws_bwc_matcher_init_attr(bwc_matcher, priority, MLX5HWS_BWC_MATCHER_INIT_SIZE_LOG, + MLX5HWS_BWC_MATCHER_INIT_SIZE_LOG, &attr); =20 bwc_matcher->priority =3D priority; @@ -696,6 +698,7 @@ static int hws_bwc_matcher_move(struct mlx5hws_bwc_matc= her *bwc_matcher) hws_bwc_matcher_init_attr(bwc_matcher, bwc_matcher->priority, bwc_matcher->size_log, + bwc_matcher->size_log, &matcher_attr); =20 old_matcher =3D bwc_matcher->matcher; diff --git a/drivers/net/ethernet/mellanox/mlx5/core/steering/hws/debug.c b= /drivers/net/ethernet/mellanox/mlx5/core/steering/hws/debug.c index f9b75aefcaa7..2ec8cb10139a 100644 --- a/drivers/net/ethernet/mellanox/mlx5/core/steering/hws/debug.c +++ b/drivers/net/ethernet/mellanox/mlx5/core/steering/hws/debug.c @@ -99,17 +99,19 @@ hws_debug_dump_matcher_attr(struct seq_file *f, struct = mlx5hws_matcher *matcher) { struct mlx5hws_matcher_attr *attr =3D &matcher->attr; =20 - seq_printf(f, "%d,0x%llx,%d,%d,%d,%d,%d,%d,%d,%d\n", + seq_printf(f, "%d,0x%llx,%d,%d,%d,%d,%d,%d,%d,%d,-1,-1,%d,%d\n", MLX5HWS_DEBUG_RES_TYPE_MATCHER_ATTR, HWS_PTR_TO_ID(matcher), attr->priority, attr->mode, - attr->table.sz_row_log, - attr->table.sz_col_log, + attr->size[MLX5HWS_MATCHER_SIZE_TYPE_RX].table.sz_row_log, + attr->size[MLX5HWS_MATCHER_SIZE_TYPE_RX].table.sz_col_log, attr->optimize_using_rule_idx, attr->optimize_flow_src, attr->insert_mode, - attr->distribute_mode); + attr->distribute_mode, + attr->size[MLX5HWS_MATCHER_SIZE_TYPE_TX].table.sz_row_log, + attr->size[MLX5HWS_MATCHER_SIZE_TYPE_TX].table.sz_col_log); =20 return 0; } diff --git a/drivers/net/ethernet/mellanox/mlx5/core/steering/hws/matcher.c= b/drivers/net/ethernet/mellanox/mlx5/core/steering/hws/matcher.c index b0fcaf508e06..f3ea09caba2b 100644 --- a/drivers/net/ethernet/mellanox/mlx5/core/steering/hws/matcher.c +++ b/drivers/net/ethernet/mellanox/mlx5/core/steering/hws/matcher.c @@ -468,12 +468,16 @@ static int hws_matcher_create_rtc(struct mlx5hws_matc= her *matcher) struct mlx5hws_cmd_rtc_create_attr rtc_attr =3D {0}; struct mlx5hws_match_template *mt =3D matcher->mt; struct mlx5hws_context *ctx =3D matcher->tbl->ctx; + union mlx5hws_matcher_size *size_rx, *size_tx; struct mlx5hws_table *tbl =3D matcher->tbl; u32 obj_id; int ret; =20 - rtc_attr.log_size =3D attr->table.sz_row_log; - rtc_attr.log_depth =3D attr->table.sz_col_log; + size_rx =3D &attr->size[MLX5HWS_MATCHER_SIZE_TYPE_RX]; + size_tx =3D &attr->size[MLX5HWS_MATCHER_SIZE_TYPE_TX]; + + rtc_attr.log_size =3D size_rx->table.sz_row_log; + rtc_attr.log_depth =3D size_rx->table.sz_col_log; rtc_attr.is_frst_jumbo =3D mlx5hws_matcher_mt_is_jumbo(mt); rtc_attr.is_scnd_range =3D 0; rtc_attr.miss_ft_id =3D matcher->end_ft_id; @@ -525,6 +529,8 @@ static int hws_matcher_create_rtc(struct mlx5hws_matche= r *matcher) } =20 if (tbl->type =3D=3D MLX5HWS_TABLE_TYPE_FDB) { + rtc_attr.log_size =3D size_tx->table.sz_row_log; + rtc_attr.log_depth =3D size_tx->table.sz_col_log; rtc_attr.ste_base =3D matcher->match_ste.ste_1_base; rtc_attr.table_type =3D mlx5hws_table_get_res_fw_ft_type(tbl->type, true= ); =20 @@ -562,23 +568,33 @@ hws_matcher_check_attr_sz(struct mlx5hws_cmd_query_ca= ps *caps, struct mlx5hws_matcher *matcher) { struct mlx5hws_matcher_attr *attr =3D &matcher->attr; + struct mlx5hws_context *ctx =3D matcher->tbl->ctx; + union mlx5hws_matcher_size *size; + int i; =20 - if (attr->table.sz_col_log > caps->rtc_log_depth_max) { - mlx5hws_err(matcher->tbl->ctx, "Matcher depth exceeds limit %d\n", - caps->rtc_log_depth_max); - return -EOPNOTSUPP; - } + for (i =3D 0; i < 2; i++) { + size =3D &attr->size[i]; =20 - if (attr->table.sz_col_log + attr->table.sz_row_log > caps->ste_alloc_log= _max) { - mlx5hws_err(matcher->tbl->ctx, "Total matcher size exceeds limit %d\n", - caps->ste_alloc_log_max); - return -EOPNOTSUPP; - } + if (size->table.sz_col_log > caps->rtc_log_depth_max) { + mlx5hws_err(ctx, "Matcher depth exceeds limit %d\n", + caps->rtc_log_depth_max); + return -EOPNOTSUPP; + } =20 - if (attr->table.sz_col_log + attr->table.sz_row_log < caps->ste_alloc_log= _gran) { - mlx5hws_err(matcher->tbl->ctx, "Total matcher size below limit %d\n", - caps->ste_alloc_log_gran); - return -EOPNOTSUPP; + if (size->table.sz_col_log + size->table.sz_row_log > + caps->ste_alloc_log_max) { + mlx5hws_err(ctx, + "Total matcher size exceeds limit %d\n", + caps->ste_alloc_log_max); + return -EOPNOTSUPP; + } + + if (size->table.sz_col_log + size->table.sz_row_log < + caps->ste_alloc_log_gran) { + mlx5hws_err(ctx, "Total matcher size below limit %d\n", + caps->ste_alloc_log_gran); + return -EOPNOTSUPP; + } } =20 return 0; @@ -666,6 +682,7 @@ static int hws_matcher_bind_mt(struct mlx5hws_matcher *= matcher) { struct mlx5hws_cmd_ste_create_attr ste_attr =3D {}; struct mlx5hws_context *ctx =3D matcher->tbl->ctx; + union mlx5hws_matcher_size *size; int ret; =20 /* Calculate match, range and hash definers */ @@ -682,11 +699,11 @@ static int hws_matcher_bind_mt(struct mlx5hws_matcher= *matcher) =20 /* Create an STE range each for RX and TX. */ ste_attr.table_type =3D FS_FT_FDB_RX; + size =3D &matcher->attr.size[MLX5HWS_MATCHER_SIZE_TYPE_RX]; ste_attr.log_obj_range =3D matcher->attr.optimize_flow_src =3D=3D - MLX5HWS_MATCHER_FLOW_SRC_VPORT ? - 0 : matcher->attr.table.sz_col_log + - matcher->attr.table.sz_row_log; + MLX5HWS_MATCHER_FLOW_SRC_VPORT ? + 0 : size->table.sz_col_log + size->table.sz_row_log; =20 ret =3D mlx5hws_cmd_ste_create(ctx->mdev, &ste_attr, &matcher->match_ste.ste_0_base); @@ -696,11 +713,11 @@ static int hws_matcher_bind_mt(struct mlx5hws_matcher= *matcher) } =20 ste_attr.table_type =3D FS_FT_FDB_TX; + size =3D &matcher->attr.size[MLX5HWS_MATCHER_SIZE_TYPE_TX]; ste_attr.log_obj_range =3D matcher->attr.optimize_flow_src =3D=3D - MLX5HWS_MATCHER_FLOW_SRC_WIRE ? - 0 : matcher->attr.table.sz_col_log + - matcher->attr.table.sz_row_log; + MLX5HWS_MATCHER_FLOW_SRC_WIRE ? + 0 : size->table.sz_col_log + size->table.sz_row_log; =20 ret =3D mlx5hws_cmd_ste_create(ctx->mdev, &ste_attr, &matcher->match_ste.ste_1_base); @@ -735,6 +752,10 @@ hws_matcher_validate_insert_mode(struct mlx5hws_cmd_qu= ery_caps *caps, { struct mlx5hws_matcher_attr *attr =3D &matcher->attr; struct mlx5hws_context *ctx =3D matcher->tbl->ctx; + union mlx5hws_matcher_size *size_rx, *size_tx; + + size_rx =3D &matcher->attr.size[MLX5HWS_MATCHER_SIZE_TYPE_RX]; + size_tx =3D &matcher->attr.size[MLX5HWS_MATCHER_SIZE_TYPE_TX]; =20 switch (attr->insert_mode) { case MLX5HWS_MATCHER_INSERT_BY_HASH: @@ -745,7 +766,7 @@ hws_matcher_validate_insert_mode(struct mlx5hws_cmd_que= ry_caps *caps, break; =20 case MLX5HWS_MATCHER_INSERT_BY_INDEX: - if (attr->table.sz_col_log) { + if (size_rx->table.sz_col_log || size_tx->table.sz_col_log) { mlx5hws_err(ctx, "Matcher with INSERT_BY_INDEX supports only Nx1 table = size\n"); return -EOPNOTSUPP; } @@ -765,7 +786,10 @@ hws_matcher_validate_insert_mode(struct mlx5hws_cmd_qu= ery_caps *caps, return -EOPNOTSUPP; } =20 - if (attr->table.sz_row_log > MLX5_IFC_RTC_LINEAR_LOOKUP_TBL_LOG_MAX) { + if (size_rx->table.sz_row_log > + MLX5_IFC_RTC_LINEAR_LOOKUP_TBL_LOG_MAX || + size_tx->table.sz_row_log > + MLX5_IFC_RTC_LINEAR_LOOKUP_TBL_LOG_MAX) { mlx5hws_err(ctx, "Matcher with linear distribute: rows exceed limit %d= ", MLX5_IFC_RTC_LINEAR_LOOKUP_TBL_LOG_MAX); return -EOPNOTSUPP; @@ -789,6 +813,10 @@ hws_matcher_process_attr(struct mlx5hws_cmd_query_caps= *caps, struct mlx5hws_matcher *matcher) { struct mlx5hws_matcher_attr *attr =3D &matcher->attr; + union mlx5hws_matcher_size *size_rx, *size_tx; + + size_rx =3D &attr->size[MLX5HWS_MATCHER_SIZE_TYPE_RX]; + size_tx =3D &attr->size[MLX5HWS_MATCHER_SIZE_TYPE_TX]; =20 if (hws_matcher_validate_insert_mode(caps, matcher)) return -EOPNOTSUPP; @@ -800,8 +828,12 @@ hws_matcher_process_attr(struct mlx5hws_cmd_query_caps= *caps, =20 /* Convert number of rules to the required depth */ if (attr->mode =3D=3D MLX5HWS_MATCHER_RESOURCE_MODE_RULE && - attr->insert_mode =3D=3D MLX5HWS_MATCHER_INSERT_BY_HASH) - attr->table.sz_col_log =3D hws_matcher_rules_to_tbl_depth(attr->rule.num= _log); + attr->insert_mode =3D=3D MLX5HWS_MATCHER_INSERT_BY_HASH) { + size_rx->table.sz_col_log =3D + hws_matcher_rules_to_tbl_depth(size_rx->rule.num_log); + size_tx->table.sz_col_log =3D + hws_matcher_rules_to_tbl_depth(size_tx->rule.num_log); + } =20 matcher->flags |=3D attr->resizable ? MLX5HWS_MATCHER_FLAGS_RESIZABLE : 0; matcher->flags |=3D attr->isolated_matcher_end_ft_id ? @@ -862,14 +894,19 @@ static int hws_matcher_create_col_matcher(struct mlx5hws_matcher *matcher) { struct mlx5hws_context *ctx =3D matcher->tbl->ctx; + union mlx5hws_matcher_size *size_rx, *size_tx; struct mlx5hws_matcher *col_matcher; - int ret; + int i, ret; + + size_rx =3D &matcher->attr.size[MLX5HWS_MATCHER_SIZE_TYPE_RX]; + size_tx =3D &matcher->attr.size[MLX5HWS_MATCHER_SIZE_TYPE_TX]; =20 if (matcher->attr.mode !=3D MLX5HWS_MATCHER_RESOURCE_MODE_RULE || matcher->attr.insert_mode =3D=3D MLX5HWS_MATCHER_INSERT_BY_INDEX) return 0; =20 - if (!hws_matcher_requires_col_tbl(matcher->attr.rule.num_log)) + if (!hws_matcher_requires_col_tbl(size_rx->rule.num_log) && + !hws_matcher_requires_col_tbl(size_tx->rule.num_log)) return 0; =20 col_matcher =3D kzalloc(sizeof(*matcher), GFP_KERNEL); @@ -886,10 +923,16 @@ hws_matcher_create_col_matcher(struct mlx5hws_matcher= *matcher) col_matcher->flags |=3D MLX5HWS_MATCHER_FLAGS_COLLISION; col_matcher->attr.mode =3D MLX5HWS_MATCHER_RESOURCE_MODE_HTABLE; col_matcher->attr.optimize_flow_src =3D matcher->attr.optimize_flow_src; - col_matcher->attr.table.sz_row_log =3D matcher->attr.rule.num_log; - col_matcher->attr.table.sz_col_log =3D MLX5HWS_MATCHER_ASSURED_COL_TBL_DE= PTH; - if (col_matcher->attr.table.sz_row_log > MLX5HWS_MATCHER_ASSURED_ROW_RATI= O) - col_matcher->attr.table.sz_row_log -=3D MLX5HWS_MATCHER_ASSURED_ROW_RATI= O; + for (i =3D 0; i < 2; i++) { + union mlx5hws_matcher_size *dst =3D &col_matcher->attr.size[i]; + union mlx5hws_matcher_size *src =3D &matcher->attr.size[i]; + + dst->table.sz_row_log =3D src->rule.num_log; + dst->table.sz_col_log =3D MLX5HWS_MATCHER_ASSURED_COL_TBL_DEPTH; + if (dst->table.sz_row_log > MLX5HWS_MATCHER_ASSURED_ROW_RATIO) + dst->table.sz_row_log -=3D + MLX5HWS_MATCHER_ASSURED_ROW_RATIO; + } =20 col_matcher->attr.max_num_of_at_attach =3D matcher->attr.max_num_of_at_at= tach; col_matcher->attr.isolated_matcher_end_ft_id =3D diff --git a/drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws.h= b/drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws.h index a1295a311b70..59c14745ed0c 100644 --- a/drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws.h +++ b/drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws.h @@ -93,6 +93,23 @@ enum mlx5hws_matcher_distribute_mode { MLX5HWS_MATCHER_DISTRIBUTE_BY_LINEAR =3D 0x1, }; =20 +enum mlx5hws_matcher_size_type { + MLX5HWS_MATCHER_SIZE_TYPE_RX, + MLX5HWS_MATCHER_SIZE_TYPE_TX, + MLX5HWS_MATCHER_SIZE_TYPE_MAX, +}; + +union mlx5hws_matcher_size { + struct { + u8 sz_row_log; + u8 sz_col_log; + } table; + + struct { + u8 num_log; + } rule; +}; + struct mlx5hws_matcher_attr { /* Processing priority inside table */ u32 priority; @@ -107,16 +124,7 @@ struct mlx5hws_matcher_attr { enum mlx5hws_matcher_distribute_mode distribute_mode; /* Define whether the created matcher supports resizing into a bigger mat= cher */ bool resizable; - union { - struct { - u8 sz_row_log; - u8 sz_col_log; - } table; - - struct { - u8 num_log; - } rule; - }; + union mlx5hws_matcher_size size[MLX5HWS_MATCHER_SIZE_TYPE_MAX]; /* Optional AT attach configuration - Max number of additional AT */ u8 max_num_of_at_attach; /* Optional end FT (miss FT ID) for match RTC (for isolated matcher) */ --=20 2.34.1