From nobody Thu Oct 9 11:05:47 2025 Received: from mail-pl1-f171.google.com (mail-pl1-f171.google.com [209.85.214.171]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 982602E3AFF for ; Wed, 18 Jun 2025 11:36:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.171 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750246567; cv=none; b=sasjD7Vlpa4JKlpO3/1nUrlCe7f+7XO5VuPPJ4+QOwKWzaZYdOu0sBHkCsZF/T8ujOpHVEteh4vV4kzcxcvJ8kz9qHC52TfKxEjijqgBLUrQWESGjk0ZttDFPEaIswm0LDXib6aa9UpL87gXifsh5kiyCEOet4MhEVapQg+kLBw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750246567; c=relaxed/simple; bh=UNJDgyGRwKsBGAVSWW07IY+xb3iaC5t5L0oSJfwXEpY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=XUVTi0/QL88CgI2SL+7p21PiSe4+Xixmd/+kL/LjGzWWaVIlividVfTXJXkJwhRTVcVNZzHHUmlLfabafuCyknl5XkN/JfURukGsrLOQPkK2Be7JXkZ4Dwh+kXiJWcrbNW0wHcI8b4K5OyG9U0wy33vP19YrfTpUXdJjrN2yNc0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com; spf=pass smtp.mailfrom=ventanamicro.com; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b=bgWbqVDr; arc=none smtp.client-ip=209.85.214.171 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b="bgWbqVDr" Received: by mail-pl1-f171.google.com with SMTP id d9443c01a7336-236470b2dceso60704405ad.0 for ; Wed, 18 Jun 2025 04:36:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; t=1750246565; x=1750851365; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=0APR23xoSpRoPrmHOoIW/fZKPHEwlO7VgBzBq3Nrcg8=; b=bgWbqVDrTp7hXRpfiE6dz9Ppqhehpuu2FOuEAO4DM5Z7SHw319uT/XmZuhOgabyQXy hDWkB6MVn9WDk+VDYA9FrEsOMcybASmW+dvYGBm3LFKLo7SuFylkHcl+E3+w+3nwnUch ETrW7wNsPZWtEnQIQOHWBpA5u9yMKJjv67Lq3snb/9YW+0CXtCE9hsUMngaUUHzxTZZY 2sWSWl6fomLI3USzJRKh82hixJyZMEFimSSOfFBL5/aNGCgYAP3mSgj+M6LSpCHKbXGm RkRBXSnDmSKIWOEUhHoIMKB9BiCNtpFfarDp3zWMQJW5u9+eAvn8iCRnQVUjmfF0/57w P+Xw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1750246565; x=1750851365; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=0APR23xoSpRoPrmHOoIW/fZKPHEwlO7VgBzBq3Nrcg8=; b=uopPjJplE/fHWG9mBT1iMs7B/jBWC7k2nqesAfSzOgMnf/mdyudf65OhBTVDNSDViO btWZTCud02Zcp+W4HyajaUa8QrjUmoogr+DJNECGnnF/32vigWuGb+sEY6XTfhKKxpf2 Gc/tq3EC1Hwgkfgig6Uh47IotHEEioRxvcszCmLbcZ59V66qviAR+UiiJI4b1Bbgwmj4 NfLsM+E8GoUAoTlibBf9cRdvprU+wkQhs+uTgenNAM9qY5kqTN4AUzNyBa2fV5Y+Vh3C 21xXykQUzsXkhiH6LCDdW/IZsFJ9TAnrruZZVIDWo8QUY9cf3SuU9lYmkiX15lmF0aRJ 9mGw== X-Forwarded-Encrypted: i=1; AJvYcCVFdSvezvABQ0gtISg0+6SBPBzxD0xrmD6Yuk3tSgA1hltTmSWPZC6Q6ygcT3mjXKrMFs5dXEmIC+lHLkA=@vger.kernel.org X-Gm-Message-State: AOJu0YwAtxoTgtpIXeUbe1JqJTWeGDPEyi+0wE7cCmanRwCtzIC29Ym+ bAd9UjkwbSNb6fTEH642EEgBmqnirDeSWa7g4xp5JEeAFWqsHPaVr1vX3ujmx9fGNBEqMB98aRu m/oBJ X-Gm-Gg: ASbGnctjKqvibJpTDjRcjTjkWRuLW5Z/HzydsPqS/sZMdT0Q6IWFjiS6CkCZ2ORVyjp txP3iaR+M5Bes9uIr30iMewtL1EhU+KvtFu0zA5DYFW9nvWY8Sa73V+B3D0CWuheqxpvfStMGI8 9r7bL4M3BOYdKNeg0FwDdwrxiXpak7I7M1ahSKNNNXo0ZFgkvz/7+pb9zUbg/0P7ZHAE9H3Rdsf FdTBey8Fv3CCJCatK/enkHqrUJwmbnLEAC/xw2vXfW3e17X0OCApHUo8yNBpdA6+JrjJ2YijACh HkGCo78Wg10eifw69T8qaniIqsfW2QaYO01oWH6o37QCtk9gRWLST99sG8p/SjfvmQ5w5oyf52G m1IGzMNbPF62d/IlMyLQocJ7unRZC X-Google-Smtp-Source: AGHT+IEI/VNLAuRLYdIAweMxNEdH8gXS8v8LyQf6sVKwZcSZW1oY61MqIeM//ad3SI9TL8TSIJCUlw== X-Received: by 2002:a17:903:1ac5:b0:234:bc4e:4eb4 with SMTP id d9443c01a7336-2366b3e2ff9mr227196035ad.51.1750246564794; Wed, 18 Jun 2025 04:36:04 -0700 (PDT) Received: from localhost.localdomain ([122.171.23.44]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-237c57c63efsm9112475ad.172.2025.06.18.04.36.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 18 Jun 2025 04:36:04 -0700 (PDT) From: Anup Patel To: Atish Patra Cc: Palmer Dabbelt , Paul Walmsley , Alexandre Ghiti , Andrew Jones , Anup Patel , kvm@vger.kernel.org, kvm-riscv@lists.infradead.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Anup Patel , Atish Patra Subject: [PATCH v3 04/12] RISC-V: KVM: Replace KVM_REQ_HFENCE_GVMA_VMID_ALL with KVM_REQ_TLB_FLUSH Date: Wed, 18 Jun 2025 17:05:24 +0530 Message-ID: <20250618113532.471448-5-apatel@ventanamicro.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250618113532.471448-1-apatel@ventanamicro.com> References: <20250618113532.471448-1-apatel@ventanamicro.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The KVM_REQ_HFENCE_GVMA_VMID_ALL is same as KVM_REQ_TLB_FLUSH so to avoid confusion let's replace KVM_REQ_HFENCE_GVMA_VMID_ALL with KVM_REQ_TLB_FLUSH. Also, rename kvm_riscv_hfence_gvma_vmid_all_process() to kvm_riscv_tlb_flush_process(). Reviewed-by: Atish Patra Signed-off-by: Anup Patel Reviewed-by: Nutty Liu --- arch/riscv/include/asm/kvm_host.h | 4 ++-- arch/riscv/kvm/tlb.c | 8 ++++---- arch/riscv/kvm/vcpu.c | 8 ++------ 3 files changed, 8 insertions(+), 12 deletions(-) diff --git a/arch/riscv/include/asm/kvm_host.h b/arch/riscv/include/asm/kvm= _host.h index 8aa705ac75a5..ff1f76d6f177 100644 --- a/arch/riscv/include/asm/kvm_host.h +++ b/arch/riscv/include/asm/kvm_host.h @@ -37,7 +37,6 @@ #define KVM_REQ_UPDATE_HGATP KVM_ARCH_REQ(2) #define KVM_REQ_FENCE_I \ KVM_ARCH_REQ_FLAGS(3, KVM_REQUEST_WAIT | KVM_REQUEST_NO_WAKEUP) -#define KVM_REQ_HFENCE_GVMA_VMID_ALL KVM_REQ_TLB_FLUSH #define KVM_REQ_HFENCE_VVMA_ALL \ KVM_ARCH_REQ_FLAGS(4, KVM_REQUEST_WAIT | KVM_REQUEST_NO_WAKEUP) #define KVM_REQ_HFENCE \ @@ -331,8 +330,9 @@ void kvm_riscv_local_hfence_vvma_gva(unsigned long vmid, unsigned long order); void kvm_riscv_local_hfence_vvma_all(unsigned long vmid); =20 +void kvm_riscv_tlb_flush_process(struct kvm_vcpu *vcpu); + void kvm_riscv_fence_i_process(struct kvm_vcpu *vcpu); -void kvm_riscv_hfence_gvma_vmid_all_process(struct kvm_vcpu *vcpu); void kvm_riscv_hfence_vvma_all_process(struct kvm_vcpu *vcpu); void kvm_riscv_hfence_process(struct kvm_vcpu *vcpu); =20 diff --git a/arch/riscv/kvm/tlb.c b/arch/riscv/kvm/tlb.c index b3461bfd9756..da98ca801d31 100644 --- a/arch/riscv/kvm/tlb.c +++ b/arch/riscv/kvm/tlb.c @@ -162,7 +162,7 @@ void kvm_riscv_fence_i_process(struct kvm_vcpu *vcpu) local_flush_icache_all(); } =20 -void kvm_riscv_hfence_gvma_vmid_all_process(struct kvm_vcpu *vcpu) +void kvm_riscv_tlb_flush_process(struct kvm_vcpu *vcpu) { struct kvm_vmid *v =3D &vcpu->kvm->arch.vmid; unsigned long vmid =3D READ_ONCE(v->vmid); @@ -342,14 +342,14 @@ void kvm_riscv_hfence_gvma_vmid_gpa(struct kvm *kvm, data.size =3D gpsz; data.order =3D order; make_xfence_request(kvm, hbase, hmask, KVM_REQ_HFENCE, - KVM_REQ_HFENCE_GVMA_VMID_ALL, &data); + KVM_REQ_TLB_FLUSH, &data); } =20 void kvm_riscv_hfence_gvma_vmid_all(struct kvm *kvm, unsigned long hbase, unsigned long hmask) { - make_xfence_request(kvm, hbase, hmask, KVM_REQ_HFENCE_GVMA_VMID_ALL, - KVM_REQ_HFENCE_GVMA_VMID_ALL, NULL); + make_xfence_request(kvm, hbase, hmask, KVM_REQ_TLB_FLUSH, + KVM_REQ_TLB_FLUSH, NULL); } =20 void kvm_riscv_hfence_vvma_asid_gva(struct kvm *kvm, diff --git a/arch/riscv/kvm/vcpu.c b/arch/riscv/kvm/vcpu.c index a2dd4161e5a4..6eb11c913b13 100644 --- a/arch/riscv/kvm/vcpu.c +++ b/arch/riscv/kvm/vcpu.c @@ -721,12 +721,8 @@ static void kvm_riscv_check_vcpu_requests(struct kvm_v= cpu *vcpu) if (kvm_check_request(KVM_REQ_FENCE_I, vcpu)) kvm_riscv_fence_i_process(vcpu); =20 - /* - * The generic KVM_REQ_TLB_FLUSH is same as - * KVM_REQ_HFENCE_GVMA_VMID_ALL - */ - if (kvm_check_request(KVM_REQ_HFENCE_GVMA_VMID_ALL, vcpu)) - kvm_riscv_hfence_gvma_vmid_all_process(vcpu); + if (kvm_check_request(KVM_REQ_TLB_FLUSH, vcpu)) + kvm_riscv_tlb_flush_process(vcpu); =20 if (kvm_check_request(KVM_REQ_HFENCE_VVMA_ALL, vcpu)) kvm_riscv_hfence_vvma_all_process(vcpu); --=20 2.43.0