From nobody Fri Oct 10 14:20:58 2025 Received: from mail-pl1-f171.google.com (mail-pl1-f171.google.com [209.85.214.171]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 53F7528DB5C; Tue, 17 Jun 2025 07:03:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.171 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750143797; cv=none; b=ddrHvDceu2cPw8waw7Wv82XfWJzI84UXtTGfs3/WpxDHvjIC0/oZ3t1Rvql6yPLmfHLP5DTtIKMxFNo+U9QSfaRs47NpbFRfAC08IoUlwva0Cmv7poeljqTsj6vol3fpKT2TpTdLDVlqw4MNqdpeuxJindUykTcnmOUivNkgKHs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750143797; c=relaxed/simple; bh=VluJ5mmYbGngSNNUREfnzarLKZaoN59HUH1rSdoa7gk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=eD/DvTKV7rw2SjFM3jFMQ321re7L2dKpMRh3fUv0pyx9bWfT0K/uFgP5+xdWZwNftH+pkRHBSG7SCgfwtWyGl7A1/oSMErgPnYVHmL6ONv16xlTHED7dNDxj4XbIbazgjQ0As+F3DZiBn7y+jj9HrQzyP/7mhoCLxyeTD2c9RPc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=hjeA+Q2V; arc=none smtp.client-ip=209.85.214.171 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="hjeA+Q2V" Received: by mail-pl1-f171.google.com with SMTP id d9443c01a7336-23636167b30so47292965ad.1; Tue, 17 Jun 2025 00:03:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1750143795; x=1750748595; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=YhFbypeFAxQ8f5bzL+8ikB/KiObjW6nRA+DZBhJ2u9A=; b=hjeA+Q2VeplOBgGWHAmBF/4HTryU9KT8XYSUUT//cFe6+jPtWDzGNLIO+KZuFiDM6Z i5RFFRQ3j0G1/D87+FulAviZQoK8RoG5yPY3+8V3RG8n+P0hVwn2+0Inj4rTaD5lVw8s WbhFnmo2X8J3/verdmt/qBdrJcFt05YG9I/STVGmh4Ap9iTAwbp7Hu60gY7viAV35fcr O929++kBA179ODLIn8azBQi4iLaWBE6Wqq2yoA5rVDdQVNB9ddqtOKqOYkmr+SF8LBL/ xhyrc4ne8o076PP8a4IwFGoQw2kX78X/OGazKGTVxZ/WHpx9vdVbl5/n/F8atkbahjea 7QlA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1750143795; x=1750748595; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=YhFbypeFAxQ8f5bzL+8ikB/KiObjW6nRA+DZBhJ2u9A=; b=mtFS1cTObJFaA/teNs4oIF2JaiueRQpubtfbxWKbrT1/3MxyloilTQ8C2yC7pDyGbi rjl1TQhjn0+bJ9v5cthgyZ/5GbVdjJLeZgUKXEabwUjkhaYhZRBGSbAwQ2LzsigzN9BP P1TzWG8SWyGRjS16+ILhSBzQojmjhatGi8+4XmHUncv4vMbJlsYhSS1Fe0xPw3/ltHr8 Ix6T7rjo5ZrPwaQMNB5Uo3WTFOY+k7ybz3zqswoMgChOeakG6B0fsO/XTE1B89vDJZex gsAOewEi2N3vHpIp5wv8Tv6XTZnSOJY5528ZJVJCLxfWwnNw9RjKf5DsLNO70Nt2Hw/q csRg== X-Forwarded-Encrypted: i=1; AJvYcCV087nH6ZnAKC0UNdx0G9hFH7b5t2w6ANlD8FEvNLwTsgD5ibrizuorlRJOcgECwZgzhSS9atXox4qRktc=@vger.kernel.org X-Gm-Message-State: AOJu0Yx5OoW+lhgHvxGV//7lbIgLANxnYMLfdqNd8mfsfkDVyUfsMww2 XjeKF8iTrQAbL/TkFaWcpDhn6LGU5VrMKV95cRm8648RKdfpk1xx3bpW X-Gm-Gg: ASbGncvpmJjH8qAyKxlyU5cHG3JKbPTATGZiXTD+a8SRGStMBmpLtPZx/mFlX6CFF1W vjkFsYLeoMxlK4Ti3IEPViv7N5JuBGtU077Pwpf79vcPOITTQXStXei8fHwJYyOhgrwJ6qQtUKu kFd1k4ELfsV5c/gs0r+JEWIcMD8w5nHPAU/EzhZcnEruZXs2Bw6MyDjSrj5HEEaBGHrmhId2xk2 ithY8Lqy3iiXl/d+D66TTXBnDJ8hLyNy5+tLhoJpuXNwFt7zejIgostbVdMq2oW8T2uLVJz3Le1 F5CPMKMG8zp0Fwj899l5KcrXyp4Ll3E34TzZdCKLX0b6STym3wJGZJlH3jmjqg== X-Google-Smtp-Source: AGHT+IGquMYy9J6PpRL+56Mq61pt/MlvLwF1SpDEEd7f1j3VKZC02BPbkX5zBO+98uLrfjRn4M7OLg== X-Received: by 2002:a17:902:e315:b0:235:f143:9b16 with SMTP id d9443c01a7336-2366b3e388fmr153621545ad.41.1750143795583; Tue, 17 Jun 2025 00:03:15 -0700 (PDT) Received: from localhost ([2001:19f0:ac00:4eb8:5400:5ff:fe30:7df3]) by smtp.gmail.com with UTF8SMTPSA id d9443c01a7336-2365decb0e6sm72648825ad.220.2025.06.17.00.03.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 17 Jun 2025 00:03:15 -0700 (PDT) From: Inochi Amaoto To: Philipp Zabel , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen Wang , Inochi Amaoto , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Alexander Sverdlin , Yixun Lan , Ze Huang , Thomas Bonnefille Cc: devicetree@vger.kernel.org, sophgo@lists.linux.dev, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, Longbin Li Subject: [PATCH v4 4/4] riscv: dts: sophgo: add reset configuration for Sophgo CV1800 series SoC Date: Tue, 17 Jun 2025 15:01:42 +0800 Message-ID: <20250617070144.1149926-5-inochiama@gmail.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250617070144.1149926-1-inochiama@gmail.com> References: <20250617070144.1149926-1-inochiama@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add known reset configuration for existed device. Signed-off-by: Inochi Amaoto Reviewed-by: Alexander Sverdlin --- arch/riscv/boot/dts/sophgo/cv180x.dtsi | 18 ++++++++++++++++++ 1 file changed, 18 insertions(+) diff --git a/arch/riscv/boot/dts/sophgo/cv180x.dtsi b/arch/riscv/boot/dts/s= ophgo/cv180x.dtsi index 4c3d16764131..e91bb512b099 100644 --- a/arch/riscv/boot/dts/sophgo/cv180x.dtsi +++ b/arch/riscv/boot/dts/sophgo/cv180x.dtsi @@ -36,6 +36,7 @@ gpio0: gpio@3020000 { reg =3D <0x3020000 0x1000>; #address-cells =3D <1>; #size-cells =3D <0>; + resets =3D <&rst RST_GPIO0>; =20 porta: gpio-controller@0 { compatible =3D "snps,dw-apb-gpio-port"; @@ -54,6 +55,7 @@ gpio1: gpio@3021000 { reg =3D <0x3021000 0x1000>; #address-cells =3D <1>; #size-cells =3D <0>; + resets =3D <&rst RST_GPIO1>; =20 portb: gpio-controller@0 { compatible =3D "snps,dw-apb-gpio-port"; @@ -72,6 +74,7 @@ gpio2: gpio@3022000 { reg =3D <0x3022000 0x1000>; #address-cells =3D <1>; #size-cells =3D <0>; + resets =3D <&rst RST_GPIO2>; =20 portc: gpio-controller@0 { compatible =3D "snps,dw-apb-gpio-port"; @@ -90,6 +93,7 @@ gpio3: gpio@3023000 { reg =3D <0x3023000 0x1000>; #address-cells =3D <1>; #size-cells =3D <0>; + resets =3D <&rst RST_GPIO3>; =20 portd: gpio-controller@0 { compatible =3D "snps,dw-apb-gpio-port"; @@ -133,6 +137,7 @@ i2c0: i2c@4000000 { clocks =3D <&clk CLK_I2C>, <&clk CLK_APB_I2C0>; clock-names =3D "ref", "pclk"; interrupts =3D ; + resets =3D <&rst RST_I2C0>; status =3D "disabled"; }; =20 @@ -144,6 +149,7 @@ i2c1: i2c@4010000 { clocks =3D <&clk CLK_I2C>, <&clk CLK_APB_I2C1>; clock-names =3D "ref", "pclk"; interrupts =3D ; + resets =3D <&rst RST_I2C1>; status =3D "disabled"; }; =20 @@ -155,6 +161,7 @@ i2c2: i2c@4020000 { clocks =3D <&clk CLK_I2C>, <&clk CLK_APB_I2C2>; clock-names =3D "ref", "pclk"; interrupts =3D ; + resets =3D <&rst RST_I2C2>; status =3D "disabled"; }; =20 @@ -166,6 +173,7 @@ i2c3: i2c@4030000 { clocks =3D <&clk CLK_I2C>, <&clk CLK_APB_I2C3>; clock-names =3D "ref", "pclk"; interrupts =3D ; + resets =3D <&rst RST_I2C3>; status =3D "disabled"; }; =20 @@ -177,6 +185,7 @@ i2c4: i2c@4040000 { clocks =3D <&clk CLK_I2C>, <&clk CLK_APB_I2C4>; clock-names =3D "ref", "pclk"; interrupts =3D ; + resets =3D <&rst RST_I2C4>; status =3D "disabled"; }; =20 @@ -188,6 +197,7 @@ uart0: serial@4140000 { clock-names =3D "baudclk", "apb_pclk"; reg-shift =3D <2>; reg-io-width =3D <4>; + resets =3D <&rst RST_UART0>; status =3D "disabled"; }; =20 @@ -199,6 +209,7 @@ uart1: serial@4150000 { clock-names =3D "baudclk", "apb_pclk"; reg-shift =3D <2>; reg-io-width =3D <4>; + resets =3D <&rst RST_UART1>; status =3D "disabled"; }; =20 @@ -210,6 +221,7 @@ uart2: serial@4160000 { clock-names =3D "baudclk", "apb_pclk"; reg-shift =3D <2>; reg-io-width =3D <4>; + resets =3D <&rst RST_UART2>; status =3D "disabled"; }; =20 @@ -221,6 +233,7 @@ uart3: serial@4170000 { clock-names =3D "baudclk", "apb_pclk"; reg-shift =3D <2>; reg-io-width =3D <4>; + resets =3D <&rst RST_UART3>; status =3D "disabled"; }; =20 @@ -232,6 +245,7 @@ spi0: spi@4180000 { clocks =3D <&clk CLK_SPI>, <&clk CLK_APB_SPI0>; clock-names =3D "ssi_clk", "pclk"; interrupts =3D ; + resets =3D <&rst RST_SPI0>; status =3D "disabled"; }; =20 @@ -243,6 +257,7 @@ spi1: spi@4190000 { clocks =3D <&clk CLK_SPI>, <&clk CLK_APB_SPI1>; clock-names =3D "ssi_clk", "pclk"; interrupts =3D ; + resets =3D <&rst RST_SPI1>; status =3D "disabled"; }; =20 @@ -254,6 +269,7 @@ spi2: spi@41a0000 { clocks =3D <&clk CLK_SPI>, <&clk CLK_APB_SPI2>; clock-names =3D "ssi_clk", "pclk"; interrupts =3D ; + resets =3D <&rst RST_SPI2>; status =3D "disabled"; }; =20 @@ -265,6 +281,7 @@ spi3: spi@41b0000 { clocks =3D <&clk CLK_SPI>, <&clk CLK_APB_SPI3>; clock-names =3D "ssi_clk", "pclk"; interrupts =3D ; + resets =3D <&rst RST_SPI3>; status =3D "disabled"; }; =20 @@ -276,6 +293,7 @@ uart4: serial@41c0000 { clock-names =3D "baudclk", "apb_pclk"; reg-shift =3D <2>; reg-io-width =3D <4>; + resets =3D <&rst RST_UART4>; status =3D "disabled"; }; =20 --=20 2.49.0