From nobody Thu Oct 9 20:22:54 2025 Received: from mail-wr1-f54.google.com (mail-wr1-f54.google.com [209.85.221.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 899201BD9D3 for ; Mon, 16 Jun 2025 14:01:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750082498; cv=none; b=nCW8RVgqW37RzQvXWUt8FmN0/PIohelS0HOSyOty5k296WB595w/APrqdL95M6Bo2RZn50Mv1GgHEQv1WJuVd5vXzORA8b3qVnw0oEltvDLtkcA0LyCttG/AX6+8a8mwXLu39iGEhfOmW555zOFcguVCtGViShXNtoRPHw7F76w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750082498; c=relaxed/simple; bh=CwNEm2c1yMybTDi2wpi4phfmWJ/6HSgbF3FZfUxeEzs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=QaNni4N2Ssi3IBOUDn8lBV0IBsMQuZrK5vde9uab/bX4OWYxF1TfwY5zVK9pNqA+jZvxb0O9DSgJPdcRgQ5JZJzXIjUns48W5vXSS+r7UTkrtQfiWB+WuYZlCs6UPEWG8Z/cYrHW8UouU/QClNPyqqKr8Y3p13cFIINXPulaMsU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=9elements.com; spf=pass smtp.mailfrom=9elements.com; dkim=pass (2048-bit key) header.d=9elements.com header.i=@9elements.com header.b=INzmI+uJ; arc=none smtp.client-ip=209.85.221.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=9elements.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=9elements.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=9elements.com header.i=@9elements.com header.b="INzmI+uJ" Received: by mail-wr1-f54.google.com with SMTP id ffacd0b85a97d-3a4f71831abso4166438f8f.3 for ; Mon, 16 Jun 2025 07:01:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=9elements.com; s=google; t=1750082494; x=1750687294; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=kwz4cKrypUvsL9siOm1Ko5J6ezOUtjF4iLnGLibT5ys=; b=INzmI+uJ95tFbx/f4TWZvywVBr9BGHcmZ1MuDBK8fBBAhN1aH+w1WBqaTVvOYlvzaF X2mlVMfy111DNJXeFIouAWlre1syvxz4/paq66RnYMW90eBsRIv5BswvtlieVEhskYzm QcpxFwLQ4HrdiLDojmOEfoEGcW3TqtytXeoQb9eUP+KVJ5Sl8JzJFgJPLdf0BLXPZljN grSnZXm2eDj7UKIBIYLH7O4BE4AgicPvTugySkR0vQU2F3XajTd3m1C1UNoJd4fVFUq8 sszw5lNMzWbqnuTZwmp/BrZFeYbWdj9B7kTEFCnwS1jpbx77f62O8cGZgPm+QMYRFQ2c TFeA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1750082494; x=1750687294; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=kwz4cKrypUvsL9siOm1Ko5J6ezOUtjF4iLnGLibT5ys=; b=syRHmdxvxbcuibAu9SwKUXyPTIJVrUsAYK2amAvGK4aRPQOhtSB/VzwR5s6baFSsLK CpinZnizXlWOon6drgYs8WKkiLB3rrOv7HgnXGvyIIP7IAeDt0BfZh9SGwlQRa8y6IDB gM6/jCGbBD0P0+xeY6eFEDU5J3C/LzxBxVOhsYRFTVUmLh80/CYR+a8G/HHfk6SPbiRT XX8JR6iOtiOIUZVf2aRtRyy8PqeHEemfFOmQiEA9kXpCb9qaMc923nJfFovypX6iLzUC T57hJvlIW1IjaD3jdMT/hMTpv+eJ1lhXsHjKHcXvvBs5YnZlGaJaHrLlPfzXMcAxypG1 5x9w== X-Gm-Message-State: AOJu0YxR1mTfIVIBZs4otfsHRdOZ4pfiFe5Zl+HuFxCAxxrKs6eHyZol 0Gu/64uwqBNWB+IlEVeSNGb3eaN0SNJoM+Em0ZlJvQjzdfukJ2S4qhujVsXJuJbr8g== X-Gm-Gg: ASbGncswkVfYhXW8h8p1INxIm50zs/jbLjF5iukBPNtbnuMBKwk10N2N31KMs6sOh9X 6DacmkmJ+zGlMdytATMY57Dh+GPSXouCl9pJRFJ5EUoswQd70Vg3sIFcrDJF6txS5YnbDh/GrG2 WNRpDqPCuwrM+i0+4gJ1DqwGrMdGvfYWi4aa8T5t1KBCYATsn15dGa9OTGDm/N26IjJdOTKXSjH jR8q4owiQHkMfNiDT488X2wzM7wd3SKBlOO4xx4/QGxpFwZoi+p7uQgcXrZTvz9ZoX6zJ4SspIw kaahHJeYXk5dp8FCwh9Sg+kwSTU9M67r8P/T/AuJeCZdTucAEM5RuIGAyh7rgW04ciy9sBohFI0 JffSOwUCBaYX7m8CPhUMHYbqUdfKfWdPeqhqFtBwB99z+xg== X-Google-Smtp-Source: AGHT+IHfNqlkW+hwIU+9YPGHmtVitHx2ir6qBfj0k/M5cOlwiKyZyZh97IqroGO2vE2tCevQa24dBA== X-Received: by 2002:a5d:64ee:0:b0:3a4:e1e1:7779 with SMTP id ffacd0b85a97d-3a5723a2be9mr7607298f8f.32.1750082492044; Mon, 16 Jun 2025 07:01:32 -0700 (PDT) Received: from [10.93.128.132] (ip-078-094-000-050.um19.pools.vodafone-ip.de. [78.94.0.50]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3a568a7e51esm11057004f8f.40.2025.06.16.07.01.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 16 Jun 2025 07:01:31 -0700 (PDT) From: Michal Gorlas Date: Mon, 16 Jun 2025 16:01:12 +0200 Subject: [PATCH v2 1/3] firmware: coreboot: support for parsing SMM related informations from coreboot tables Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250616-coreboot-payload-mm-v2-1-5d679b682e13@9elements.com> References: <20250616-coreboot-payload-mm-v2-0-5d679b682e13@9elements.com> In-Reply-To: <20250616-coreboot-payload-mm-v2-0-5d679b682e13@9elements.com> To: Tzung-Bi Shih , Brian Norris , Julius Werner Cc: linux-kernel@vger.kernel.org, chrome-platform@lists.linux.dev, Marcello Sylvester Bauer , Michal Gorlas X-Mailer: b4 0.14.2 coreboot exposes (S)MM related data in the coreboot table. Extends existing= interface with structure corresponding to (S)MM data, and adds COREBOOT_PAYLOAD_MM co= nfig used by follow-up patches. Signed-off-by: Michal Gorlas --- drivers/firmware/google/Kconfig | 12 +++++++ drivers/firmware/google/coreboot_table.h | 11 ++++++ drivers/firmware/google/mm_payload.h | 58 ++++++++++++++++++++++++++++= ++++ 3 files changed, 81 insertions(+) diff --git a/drivers/firmware/google/Kconfig b/drivers/firmware/google/Kcon= fig index 41b78f5cb7351e512cbaeb6443634a4b97bf6255..ff443f0c4a9a990052d83903fb0= f0b0795cc76bd 100644 --- a/drivers/firmware/google/Kconfig +++ b/drivers/firmware/google/Kconfig @@ -81,4 +81,16 @@ config GOOGLE_VPD This option enables the kernel to expose the content of Google VPD under /sys/firmware/vpd. =20 +config COREBOOT_PAYLOAD_MM + tristate "SMI handling in Linux (LinuxBootSMM)" + depends on X86 && GOOGLE_COREBOOT_TABLE + help + Enables support for SMI handling by Linux-owned code. + coreboot reserves region for payload-owned SMI handler, the Linux + driver prepares its SMI handler outside of SMRAM, and lets coreboot + know where the handler is placed by issuing an SMI. On this SMI, the + handler is being placed in SMRAM and all supported SMIs from that point + on are handled by Linux-owned SMI handler. + If in doubt, say N. + endif # GOOGLE_FIRMWARE diff --git a/drivers/firmware/google/coreboot_table.h b/drivers/firmware/go= ogle/coreboot_table.h index bb6f0f7299b4670d0b1f91bd7a3c038cdb412f7b..8a7934e679903e39ce1d86b4aec= bc2b4e89363fd 100644 --- a/drivers/firmware/google/coreboot_table.h +++ b/drivers/firmware/google/coreboot_table.h @@ -52,6 +52,16 @@ struct lb_cbmem_entry { u32 id; }; =20 +/* Corresponds to LB_TAG_PLD_MM_INTERFACE_INFO */ +#define LB_TAG_PLD_MM_INTERFACE_INFO 0x3b +struct lb_pld_mm_interface_info { + u32 tag; + u32 size; + u8 revision; + u8 requires_long_mode_call; + u8 register_mm_entry_command; +}; + /* Describes framebuffer setup by coreboot */ struct lb_framebuffer { u32 tag; @@ -80,6 +90,7 @@ struct coreboot_device { struct lb_cbmem_ref cbmem_ref; struct lb_cbmem_entry cbmem_entry; struct lb_framebuffer framebuffer; + struct lb_pld_mm_interface_info mm_info; DECLARE_FLEX_ARRAY(u8, raw); }; }; diff --git a/drivers/firmware/google/mm_payload.h b/drivers/firmware/google= /mm_payload.h new file mode 100644 index 0000000000000000000000000000000000000000..bb2f55c4f24096dfd526e281a93= 7f100031d5315 --- /dev/null +++ b/drivers/firmware/google/mm_payload.h @@ -0,0 +1,58 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * mm_payload.h + * + * Internal header for MM payload driver. + * + * Copyright 2025 9elements gmbh + * Copyright 2025 Michal Gorlas + */ + +#ifndef __MM_PAYLOAD_H +#define __MM_PAYLOAD_H + +#define PAYLOAD_MM_RET_SUCCESS 0 +#define PAYLOAD_MM_RET_FAILURE 1 +#define PAYLOAD_MM_REGISTER_ENTRY 2 + +#define REALMODE_END_SIGNATURE 0x65a22c82 + +struct mm_info { + u8 revision; + u8 requires_long_mode_call; + u8 register_mm_entry_command; +}; + +extern struct mm_info *mm_info; + +#ifndef __ASSEMBLY__ + +#include + +/* This must match data at mm_handler/mm_header.S */ +struct mm_header { + u32 text_start; + u32 mm_entry_32; + u32 mm_entry_64; + u32 mm_signature; + u32 mm_blob_size; +}; + +extern struct mm_header *mm_header; +extern unsigned char mm_blob_end[]; + +extern unsigned char mm_blob[]; +extern unsigned char mm_relocs[]; + +/* + * This has to be under 1MB (see tseg_region.c in coreboot source tree). + * The actual check for this is made in coreboot after we fill the header + * (see above) with the blob size. + */ +static inline size_t mm_payload_size_needed(void) +{ + return mm_blob_end - mm_blob; +} + +#endif /* __ASSEMBLER__ */ +#endif /* __MM_PAYLOAD_H */ --=20 2.49.0 From nobody Thu Oct 9 20:22:54 2025 Received: from mail-ej1-f53.google.com (mail-ej1-f53.google.com [209.85.218.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id ADA263B1AB for ; Mon, 16 Jun 2025 14:02:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750082524; cv=none; b=X/y8SYkbcjQCTT3H08tqJP/wtz4/3WKS6xqFDBay3A824bd3Cz/28wm32kDHSr4PoPN2GJq6nrxyunYDPqL4NmS+0MjE5r9nJvmlqNJTKjocj5ImPB+R4C1ZCejSFM2b4LzFEFlkZ4XrCB+zXivw1/iWwsORkITYgv3xv0E8m7U= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750082524; c=relaxed/simple; bh=E1lMEmXHYqWR16HGHgK71pxfATPvgHdLWabskmqDZ3s=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=u7sC3fwuYGgRMbJJ4UrGhf5MHl0BDkCjjcKoyQP5Cj55tzvVrf76in3PzIYX2m1AqWD80FjHhTwmLjNsW/QACMVK9XWVanJajPkOzlZZg8JWRRKxlAgx6BvXeU134C3qbhlQR1xLXMSXFSFB9XI+iGhjk6+2qijGyVv1ykjoObg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=9elements.com; spf=pass smtp.mailfrom=9elements.com; dkim=pass (2048-bit key) header.d=9elements.com header.i=@9elements.com header.b=d3bJP6p0; arc=none smtp.client-ip=209.85.218.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=9elements.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=9elements.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=9elements.com header.i=@9elements.com header.b="d3bJP6p0" Received: by mail-ej1-f53.google.com with SMTP id a640c23a62f3a-acbb85ce788so782874966b.3 for ; Mon, 16 Jun 2025 07:02:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=9elements.com; s=google; t=1750082521; x=1750687321; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=6P9A3l5UWjJDESY0tSbb8ggTIngSP/ZE/hVIpMK6C8k=; b=d3bJP6p0+CzLWvDanWxS9SXaIl+WbhsmFfBSulBvPzHtEtNojgEHHXIIIlQADATj1F GOOxbEhWM99JE9EZk5rBgsQUL+ALYOtY4k/+V7CK4svU6Dal+sl7TdAUNX32Ql91MPnH m3ZMdvWVhXzf9/F8lONcPb8sfCEdnfRBD4XpIyFIM2VWewUhG3sucZbZyG8aOGfUvOgr alyE3QsuFxxZ5qrwEkqJbPVVFbSej2z5IzEdbdJFkCqHmDsDf1WYWPZ2hc7G8vrioiO/ m4JVvQI0qFUUj0R8ltTCA6u96RXbQbyakfDh9IinyZmU4sCKdVhj/WvJ9PwaYCqipAHL FjOw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1750082521; x=1750687321; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=6P9A3l5UWjJDESY0tSbb8ggTIngSP/ZE/hVIpMK6C8k=; b=FUn1X+k6SMan7QGUkYCXVPQ1zVQAYkNcJsb85ur/xTBB2ONaRKOGAcO3XLM9Je6nrJ OyUyYbEVOeJIO6f+BtLrXel8X1k0bAxJgSLevvaAlwwLOD3V+AMDLXVvFGgN+7PNC0Hz z0A3XGIvXH+eXNE+jguX+dSoQVshcMmKjfvc3QH5HDcRFek/1lEAtKsjWmqi7uzjIUCp 76tC5txzyUu9FWHVuMzTiU/ojncgQQFu2VLceEEEKfsPogXxi9+6bskNKW2m+nigw1WB PyGxTtqDamxDVK1osnC6yk8Pi+ZSaukYkCIBdwGPJEIw/aWF+n3f25dybbk3FDw2Fs82 /0gw== X-Gm-Message-State: AOJu0Yx29CmMxl1wzX7gZ/rmEaLgVnb2uoScYlLQLVfZj7+bpqP0oU8+ uxeQrZuTaBeDaKZgsMck0ha6aB3++UzHebKWXkK2jzLOTXeUZt/V6HJ+qAIQ6aDMs+CDk8Ja6bQ 304Q= X-Gm-Gg: ASbGncsZO77pI1oFwcedTL33d1WDwv3/ZTLfu7dyM3b83DYv2t2Np3QoTXpkMUZOCaB e+9pYJN1EyiBtSDK/sUprSCMYGI/9fJQDkxSLzFjdAq9vco0vIkkbmXX+Q3f54tWuW3gnFx3zZm OCL1b/55pFl5vakNLhxmmnxxnEYn2PNTgFKBlQxyXHqp8S+Q27kvoz7EH8pYfJWCsXu5NtiyQoV ySbyreUSqEn7UVpiuuLW/f8u59Poj+Pvs2V4znFrWbgceEhJ8kwU5K8YjHcpAb7gyd+x25sQ2mm XQtwyH40TUgzswOUe60o6rVJKf8R34/k+XHxhraKmrgO+qZTu4bPWNZ9nMIhkMOg1XJyxnbPVUi hBCMNunuU9MPcNgEuTY4bWEr6Mo0v/wCGVT5BOUHrHTjfSg== X-Google-Smtp-Source: AGHT+IHrmc6WZkO3wEmVEWS5L0vg6fGaHIZopbN3UHbqnc1YDJ1YB7IdQ1JmwlzRYpTjrZr8LVY0gQ== X-Received: by 2002:a05:6000:708:b0:3a4:e002:5f97 with SMTP id ffacd0b85a97d-3a57236756cmr7252807f8f.1.1750082493122; Mon, 16 Jun 2025 07:01:33 -0700 (PDT) Received: from [10.93.128.132] (ip-078-094-000-050.um19.pools.vodafone-ip.de. [78.94.0.50]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3a568a7e51esm11057004f8f.40.2025.06.16.07.01.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 16 Jun 2025 07:01:32 -0700 (PDT) From: Michal Gorlas Date: Mon, 16 Jun 2025 16:01:13 +0200 Subject: [PATCH v2 2/3] firmware: coreboot: loader for Linux-owned SMI handler Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250616-coreboot-payload-mm-v2-2-5d679b682e13@9elements.com> References: <20250616-coreboot-payload-mm-v2-0-5d679b682e13@9elements.com> In-Reply-To: <20250616-coreboot-payload-mm-v2-0-5d679b682e13@9elements.com> To: Tzung-Bi Shih , Brian Norris , Julius Werner Cc: linux-kernel@vger.kernel.org, chrome-platform@lists.linux.dev, Marcello Sylvester Bauer , Michal Gorlas X-Mailer: b4 0.14.2 Places a blob with Linux-owned SMI handler in the lower 4GB of memory, calc= ulates entry points for the it and triggers SMI to coreboot's SMI handler informing it where to look for Linux-owned SMI handler. Signed-off-by: Michal Gorlas --- drivers/firmware/google/Makefile | 11 ++ drivers/firmware/google/mm_blob.S | 20 ++++ drivers/firmware/google/mm_loader.c | 215 ++++++++++++++++++++++++++++++++= ++++ 3 files changed, 246 insertions(+) diff --git a/drivers/firmware/google/Makefile b/drivers/firmware/google/Mak= efile index 8151e323cc434673b0fe56f1df1cec2fb7873295..bcac8dd1509ed251e3739b5905d= 6267ac097379d 100644 --- a/drivers/firmware/google/Makefile +++ b/drivers/firmware/google/Makefile @@ -12,3 +12,14 @@ obj-$(CONFIG_GOOGLE_CBMEM) +=3D cbmem.o =20 vpd-sysfs-y :=3D vpd.o vpd_decode.o obj-$(CONFIG_GOOGLE_VPD) +=3D vpd-sysfs.o + +# LinuxBootSMM related. +payload-mm-$(CONFIG_COREBOOT_PAYLOAD_MM) :=3D mm_loader.o mm_blob.o + +subdir- :=3D mm_handler +obj-$(CONFIG_COREBOOT_PAYLOAD_MM) +=3D payload-mm.o + +$(obj)/mm_blob.o: $(obj)/mm_handler/handler.bin + +$(obj)/mm_handler/handler.bin: FORCE + $(Q)$(MAKE) $(build)=3D$(obj)/mm_handler $@ diff --git a/drivers/firmware/google/mm_blob.S b/drivers/firmware/google/mm= _blob.S new file mode 100644 index 0000000000000000000000000000000000000000..d45ff661d74ab85fbb283704df7= ceeee475dcbc5 --- /dev/null +++ b/drivers/firmware/google/mm_blob.S @@ -0,0 +1,20 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* Derived from rmpiggy.S. + * + * Wrapper script for the MM payload binary as a transport object + * before copying to SMRAM memory. + */ +#include +#include + + .section ".data","aw" + + .balign PAGE_SIZE + +SYM_DATA_START(mm_blob) + .incbin "drivers/firmware/google/mm_handler/handler.bin" +SYM_DATA_END_LABEL(mm_blob, SYM_L_GLOBAL, mm_blob_end) + +SYM_DATA_START(mm_relocs) + .incbin "drivers/firmware/google/mm_handler/handler.relocs" +SYM_DATA_END(mm_relocs) diff --git a/drivers/firmware/google/mm_loader.c b/drivers/firmware/google/= mm_loader.c new file mode 100644 index 0000000000000000000000000000000000000000..2e823b5d0677cf9a8a27f11c7e3= f196cddc8a664 --- /dev/null +++ b/drivers/firmware/google/mm_loader.c @@ -0,0 +1,215 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Driver for installing Linux-owned SMI handler + * + * Copyright (c) 2025 9elements GmbH + * + * Author: Michal Gorlas + */ + +#include +#include +#include +#include +#include +#include +#include +#include + +#include "coreboot_table.h" +#include "mm_payload.h" + +struct mm_header *mm_header; +static void *shared_buffer; +static size_t blob_size; +static struct lb_pld_mm_interface_info *mm_cbtable_info; +struct mm_info *mm_info; + +/* + * This is x86_64 specific, assuming that we want this to also work on i38= 6, + * we either need to have "trigger_smi32" bounded by preprocessor guards(?) + * or mm_loader32 and then mm_loader$(BITS) in Makefile(?). + */ +static int trigger_smi(u64 cmd, u64 arg, u64 retry) +{ + u64 status; + u16 apmc_port =3D 0xb2; + + asm volatile("movq %[cmd], %%rax\n\t" + "movq %%rax, %%rcx\n\t" + "movq %[arg], %%rbx\n\t" + "movq %[retry], %%r8\n\t" + ".trigger:\n\t" + "mov %[apmc_port], %%dx\n\t" + "outb %%al, %%dx\n\t" + "cmpq %%rcx, %%rax\n\t" + "jne .return_changed\n\t" + "pushq %%rcx\n\t" + "movq $10000, %%rcx\n\t" + "rep nop\n\t" + "popq %%rcx\n\t" + "cmpq $0, %%r8\n\t" + "je .return_not_changed\n\t" + "decq %%r8\n\t" + "jmp .trigger\n\t" + ".return_changed:\n\t" + "movq %%rax, %[status]\n\t" + "jmp .end\n\t" + ".return_not_changed:\n\t" + "movq %%rcx, %[status]\n\t" + ".end:\n\t" + : [status] "=3Dr"(status) + : [cmd] "r"(cmd), [arg] "r"(arg), [retry] "r"(retry), + [apmc_port] "r"(apmc_port) + : "%rax", "%rbx", "%rdx", "%rcx", "%r8"); + + if (status =3D=3D cmd || status =3D=3D PAYLOAD_MM_RET_FAILURE) + status =3D PAYLOAD_MM_RET_FAILURE; + else + status =3D PAYLOAD_MM_RET_SUCCESS; + + return status; +} + +static int register_entry_point(struct device *dev, struct mm_info *data, = uint32_t entry_point) +{ + u64 cmd; + u8 status; + + cmd =3D data->register_mm_entry_command | + (PAYLOAD_MM_REGISTER_ENTRY << 8); + status =3D trigger_smi(cmd, entry_point, 5); + dev_dbg(dev, ": %s: SMI returned %x\n", __func__, status); + + return status; +} + +static u32 place_handler(struct device *dev) +{ + /* + * The handler (aka MM blob) has to be placed in low 4GB of the memory. + * This is because we can not assume that coreboot will be in long mode + * while trying to copy the blob to SMRAM. Even if so, (can be checked by + * reading cb_data->mm_info.requires_long_mode_call), it would make our l= ife + * way too complicated (e.g. no need for shared page table). + */ + size_t entry32_offset; + size_t entry64_offset; + u16 real_mode_seg; + const u32 *rel; + u32 count; + unsigned long phys_base; + + blob_size =3D mm_payload_size_needed(); + shared_buffer =3D (void *)devm_get_free_pages(dev, GFP_DMA32, get_order(b= lob_size)); + if (!shared_buffer) + return -ENOMEM; + + memcpy(shared_buffer, mm_blob, blob_size); + wbinvd(); + + /* + * Based on arch/x86/realmode/init.c + * The sole purpose of doing relocations is to be able to calculate the o= ffsets + * for entry points. While the absolute addresses are not valid anymore a= fter the + * blob is copied to SMRAM, the distances between sections stay the same,= so we + * can still calculate the correct entry point based on coreboot's bitnes= s. + */ + phys_base =3D __pa(shared_buffer); + real_mode_seg =3D phys_base >> 4; + rel =3D (u32 *)mm_relocs; + + /* 16-bit segment relocations. */ + count =3D *rel++; + while (count--) { + u16 *seg =3D (u16 *)(shared_buffer + *rel++); + *seg =3D real_mode_seg; + } + + /* 32-bit linear relocations. */ + count =3D *rel++; + while (count--) { + u32 *ptr =3D (u32 *)(shared_buffer + *rel++); + *ptr +=3D phys_base; + } + + mm_header =3D (struct mm_header *)shared_buffer; + + mm_header->mm_signature =3D REALMODE_END_SIGNATURE; + mm_header->mm_blob_size =3D mm_payload_size_needed(); + + /* + * At this point relocations are done and we can do some cool + * pointer arithmetics to help coreboot determine correct entry + * point based on offsets. + */ + entry32_offset =3D mm_header->mm_entry_32 - (unsigned long)shared_buffer; + entry64_offset =3D mm_header->mm_entry_64 - (unsigned long)shared_buffer; + + mm_header->mm_entry_32 =3D entry32_offset; + mm_header->mm_entry_64 =3D entry64_offset; + + return (unsigned long)shared_buffer; +} + +static int get_mm_info(struct coreboot_device *dev) +{ + mm_cbtable_info =3D &dev->mm_info; + if (mm_cbtable_info->tag !=3D LB_TAG_PLD_MM_INTERFACE_INFO) + return -ENXIO; + + mm_info =3D devm_kzalloc(&dev->dev, sizeof(*mm_info), GFP_KERNEL); + if (!mm_info) + return -ENOMEM; + + mm_info->revision =3D mm_cbtable_info->revision; + mm_info->requires_long_mode_call =3D + mm_cbtable_info->requires_long_mode_call; + mm_info->register_mm_entry_command =3D + mm_cbtable_info->register_mm_entry_command; + return 0; +} + +static int mm_loader_probe(struct coreboot_device *dev) +{ + if (get_mm_info(dev)) + return -ENOMEM; + + u32 entry_point; + + entry_point =3D place_handler(&dev->dev); + + if (register_entry_point(&dev->dev, mm_info, entry_point)) { + dev_warn(&dev->dev, ": registering entry point for MM payload failed.\n"= ); + return -1; + } + + /* + * Gives SMI some time in case it takes longer than expected. + * Only useful on real hardware (tested on RaptorLake), not needed on emu= lation. + */ + mdelay(100); + + return 0; +} + +static const struct coreboot_device_id mm_loader_ids[] =3D { + { .tag =3D LB_TAG_PLD_MM_INTERFACE_INFO }, + { /* sentinel */ } +}; + +MODULE_DEVICE_TABLE(coreboot, mm_loader_ids); + +static struct coreboot_driver mm_loader =3D { + .probe =3D mm_loader_probe, + .drv =3D { + .name =3D "mm_loader", + }, + .id_table =3D mm_loader_ids, +}; + +module_coreboot_driver(mm_loader); + +MODULE_AUTHOR("Michal Gorlas "); +MODULE_DESCRIPTION("MM Payload loader - installs Linux-owned SMI handler"); +MODULE_LICENSE("GPL v2"); --=20 2.49.0 From nobody Thu Oct 9 20:22:54 2025 Received: from mail-wr1-f46.google.com (mail-wr1-f46.google.com [209.85.221.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 71A83155757 for ; Mon, 16 Jun 2025 14:01:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750082498; cv=none; b=qci3tgs8Bn8tl9ojoop39thF4Zygody40DIBDnUidQ4Ek9Sw/8tRbzG9FRTaJXND+MwF0vUCGfDBVT5b4oZVv/XYl3Xlmy5KobKiI3tpdLWpkQe33+kwgpySscnxDvqM15Zo/F1AErFTh4JZyvLTQP6lRR82zbgbLqoqFibOkQ4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1750082498; c=relaxed/simple; bh=OhggePA2qD54ZdQYLz05ZiyKeW54A4tsVShnOXPiUAo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ENPl4rpiBN5ggUDTgP+Ci6slGvv8Ij741PlWl80cVP+UAGbfa9LcWjuZWKsEDnYeSpJPydikHV+TZp1ABu1EuG9LC+OoNkgrr/eFHbeOyPwWdebojttGykaqiO1Ma3j6Af8k/UsWmXj/uJiqMjIKb9JbsQKJpiGEDRVjGM9+Peg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=9elements.com; spf=pass smtp.mailfrom=9elements.com; dkim=pass (2048-bit key) header.d=9elements.com header.i=@9elements.com header.b=TJxc64ZY; arc=none smtp.client-ip=209.85.221.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=9elements.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=9elements.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=9elements.com header.i=@9elements.com header.b="TJxc64ZY" Received: by mail-wr1-f46.google.com with SMTP id ffacd0b85a97d-3a57c8e247cso1243911f8f.1 for ; Mon, 16 Jun 2025 07:01:36 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=9elements.com; s=google; t=1750082495; x=1750687295; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=ZqHIgPku1G85131t+riL0hFm9G+EHIU6siJ5JIT1N8w=; b=TJxc64ZYfLTH5+7usBTt7e/zQS4yDkydAQ2q1PsKx/VTiZXHyVygp6HZpD3Y6Dle4d ZRlWGI656UnXPzCwhMOOqNTg/3qPZ5UA25s3qhMtPPjWozTKTwZLx+gVa7/ZXNBS9zfu Zk5BtunOCIqxdU6bWncT9kU9t6TMUN2lxsd7DvESntYdEwxgxVvbY02hZioANrETX5WO SCYHd+2ju7UQboU2P5MptkmqOZnJXKXtzUKfocsOFVD4koCVwSVDpKXzSgwdvmwje7jX 7Pe6FehwOBUUMUowBpANkQuI+w1LR5fQM3OK36LPMsX6VFmrzB6vWfhgU07Hs/q1z4mq njpg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1750082495; x=1750687295; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ZqHIgPku1G85131t+riL0hFm9G+EHIU6siJ5JIT1N8w=; b=HdWSGFi39RIm8vR2RjXPQ5pJBitVWWXKA0zkehnEbj0jNbKI4f2YRZQHQ8BDCx3eJr zGNasmfQM9NtoyEgn6FfTKO9AvaUXAC/+nRLhonPQrJjDoitTZK4YkRPx4PQ+7sWgLOZ IGW8qHbv0q+FEaZDXhN3/wfSl4QCEeNnnoY/Zkxm44z7muEo7pKDY0JqMbSvxS/pUyQx 5Il/50+pw8Qq7+OZPNplSrGnHCmebIPgUiq9QnqqZ9w4HVMm5VpXTq28TeyROjFR/JlA jyji1xwH6r7A3Khyhg0eW/3mEn8J8eBctB4t8X1Mql0AUNzj2cY+C96xlHdkJXYCIAq5 JVhg== X-Gm-Message-State: AOJu0YzPQxhnv7AqBObP9zbx6xM4mnBegKmNaoNMOBHdPkUZeTgkxIOn HVhP2o9jJ+tZFLf149SC+g4BYe2WAlpUyatHbsx8ipTrf0IoejBsV823bwCu72brIQ== X-Gm-Gg: ASbGncuebJJ8aq/o6AOrGwsWVsL0vjIm2CgtzzSdeoiT6Lo72MQoLy0qOLGqKAfppm0 53XhKV0nXCM0Y2bfhJsABJ6gHjB6pLyZ+vY00aXXUyeknhDag99wGr161QsjBMBzHez8EG1k/nS +u/alUdbnXm4s0WuMuiAvFQQ5YmqU9Kx8XfrRqoQpvyWzYjOdywfvWsb6WA6PpFmHrhv5b5a4h3 655zK0pzxRwJV4xxFJnc/mwFnyLBPJfpUsI9GfWUP2e4212/WiywLK55MUBMI56NdAdD7r/r5Vi QHtKJsKIhs3QdYyq3gL6pJ3JLzH7nw8bU9hNoFOGAptuT+NdfuGzAKveDjpcWOzINdSZL/nDu1N 1kiGHh4Xeg9wlNCKVA63hCvh1aOuiXWwBk1Vm6GFHQWlSjA== X-Google-Smtp-Source: AGHT+IEqzW6rWVyZvdSqgOpGvjP+J66yzSAmrNNffA5lK6o88XtZtTA1LzRJx5Y9U19X1fvqy4PYwg== X-Received: by 2002:a05:6000:4308:b0:3a4:d6ed:8e00 with SMTP id ffacd0b85a97d-3a572e6bc57mr8249307f8f.33.1750082494204; Mon, 16 Jun 2025 07:01:34 -0700 (PDT) Received: from [10.93.128.132] (ip-078-094-000-050.um19.pools.vodafone-ip.de. [78.94.0.50]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3a568a7e51esm11057004f8f.40.2025.06.16.07.01.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 16 Jun 2025 07:01:33 -0700 (PDT) From: Michal Gorlas Date: Mon, 16 Jun 2025 16:01:14 +0200 Subject: [PATCH v2 3/3] firmware: coreboot: Linux-owned SMI handler to be loaded by coreboot Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250616-coreboot-payload-mm-v2-3-5d679b682e13@9elements.com> References: <20250616-coreboot-payload-mm-v2-0-5d679b682e13@9elements.com> In-Reply-To: <20250616-coreboot-payload-mm-v2-0-5d679b682e13@9elements.com> To: Tzung-Bi Shih , Brian Norris , Julius Werner Cc: linux-kernel@vger.kernel.org, chrome-platform@lists.linux.dev, Marcello Sylvester Bauer , Michal Gorlas X-Mailer: b4 0.14.2 Compiled in similar fashion to the realmode trampolines for x86. Currently supported are two SMIs: ACPI enable and disable. After being placed in SMRA= M, this handler takes over handling of the supported SMIs from coreboot. Signed-off-by: Michal Gorlas --- drivers/firmware/google/mm_handler/.gitignore | 4 + drivers/firmware/google/mm_handler/Makefile | 51 +++ drivers/firmware/google/mm_handler/handler.lds.S | 46 ++ drivers/firmware/google/mm_handler/mm_handler.S | 510 +++++++++++++++++++= ++++ drivers/firmware/google/mm_handler/mm_handler.h | 21 + drivers/firmware/google/mm_handler/mm_header.S | 19 + 6 files changed, 651 insertions(+) diff --git a/drivers/firmware/google/mm_handler/.gitignore b/drivers/firmwa= re/google/mm_handler/.gitignore new file mode 100644 index 0000000000000000000000000000000000000000..662f71dca9ce9dceeaf526746a6= f323044296439 --- /dev/null +++ b/drivers/firmware/google/mm_handler/.gitignore @@ -0,0 +1,4 @@ +# SPDX-License-Identifier: GPL-2.0-only +pasyms.h +handler.lds +handler.relocs diff --git a/drivers/firmware/google/mm_handler/Makefile b/drivers/firmware= /google/mm_handler/Makefile new file mode 100644 index 0000000000000000000000000000000000000000..c0069e88f51dc536878429c8e15= 04e9376932c04 --- /dev/null +++ b/drivers/firmware/google/mm_handler/Makefile @@ -0,0 +1,51 @@ +# SPDX-License-Identifier: GPL-2.0 + +## Based on realmode/rm/Makefile + +always-y :=3D handler.bin handler.relocs + +handler-y +=3D mm_header.o +handler-y +=3D mm_handler.o + +targets +=3D $(handler-y) + +REALMODE_OBJS =3D $(addprefix $(obj)/,$(handler-y)) + +sed-pasyms :=3D -n -r -e 's/^([0-9a-fA-F]+) [ABCDGRSTVW] (.+)$$/pa_\2 =3D = \2;/p' + +quiet_cmd_pasyms =3D PASYMS $@ + cmd_pasyms =3D $(NM) $(real-prereqs) | sed $(sed-pasyms) | sort | un= iq > $@ + +targets +=3D pasyms.h +$(obj)/pasyms.h: $(REALMODE_OBJS) FORCE + $(call if_changed,pasyms) + +targets +=3D handler.lds +$(obj)/handler.lds: $(obj)/pasyms.h + +LDFLAGS_handler.elf :=3D -m elf_i386 --emit-relocs -T +CPPFLAGS_handler.lds +=3D -P -C -I$(objtree)/$(obj) + +targets +=3D handler.elf +$(obj)/handler.elf: $(obj)/handler.lds $(REALMODE_OBJS) FORCE + $(call if_changed,ld) + +OBJCOPYFLAGS_handler.bin :=3D -O binary + +targets +=3D handler.bin +$(obj)/handler.bin: $(obj)/handler.elf $(obj)/handler.relocs FORCE + $(call if_changed,objcopy) + +quiet_cmd_relocs =3D RELOCS $@ + cmd_relocs =3D arch/x86/tools/relocs --realmode $< > $@ + +targets +=3D handler.relocs +$(obj)/handler.relocs: $(obj)/handler.elf FORCE + $(call if_changed,relocs) + +# ------------------------------------------------------------------------= --- + +KBUILD_CFLAGS :=3D $(REALMODE_CFLAGS) -D_SETUP -D_WAKEUP \ + -I$(srctree)/arch/x86/boot +KBUILD_AFLAGS :=3D $(KBUILD_CFLAGS) -D__ASSEMBLY__ +KBUILD_CFLAGS +=3D -fno-asynchronous-unwind-tables diff --git a/drivers/firmware/google/mm_handler/handler.lds.S b/drivers/fir= mware/google/mm_handler/handler.lds.S new file mode 100644 index 0000000000000000000000000000000000000000..c92c9f2fbd624d0d988be0bd021= 5f70c3e4284e0 --- /dev/null +++ b/drivers/firmware/google/mm_handler/handler.lds.S @@ -0,0 +1,46 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * blob.lds.S + * + * Linker script for the MM handler. Based on realmode.lds.S + */ + +#include + +#undef i386 + +OUTPUT_FORMAT("elf32-i386") +OUTPUT_ARCH(i386) +ENTRY(pa_text_start) + +SECTIONS +{ + . =3D 0; + .header : { + *(.header) + } + + pa_text_start =3D .; + .text32 : { + *(.text32) + *(.text32.*) + } + + .text64 : { + *(.text64) + *(.text64.*) + } + + . =3D ALIGN(128); + .bss : { + *(.bss*) + } + + /DISCARD/ : { + *(.data*) + *(.note*) + *(.debug*) + } + +#include "pasyms.h" +} diff --git a/drivers/firmware/google/mm_handler/mm_handler.S b/drivers/firm= ware/google/mm_handler/mm_handler.S new file mode 100644 index 0000000000000000000000000000000000000000..19322010a4231cbd7d9c0aac560= 5a56eac098789 --- /dev/null +++ b/drivers/firmware/google/mm_handler/mm_handler.S @@ -0,0 +1,510 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Payload owned SMI handler that is placed in SMRAM (mm_loader.c) and cal= led + * by coreboot's SMI handler + * + * Also the general comment in arch/x86/realmode/rm/trampoline_64.S is rel= evant + * here as well. + */ + +#include +#include +#include +#include +#include +#include +#include + +#include "mm_handler.h" + + .section ".text32","ax" + .code32 + .balign 4 +SYM_CODE_START(mm_entry_32) + mov $0x3f8, %dx + mov $'L', %al + out %al, (%dx) + mov $'i', %al + out %al, (%dx) + mov $'n', %al + out %al, (%dx) + mov $'u', %al + out %al, (%dx) + mov $'x', %al + out %al, (%dx) + mov $' ', %al + out %al, (%dx) + mov $'S', %al + out %al, (%dx) + mov $'M', %al + out %al, (%dx) + mov $'I', %al + out %al, (%dx) + mov $' ', %al + out %al, (%dx) + mov $'h', %al + out %al, (%dx) + mov $'a', %al + out %al, (%dx) + mov $'n', %al + out %al, (%dx) + mov $'d', %al + out %al, (%dx) + mov $'l', %al + out %al, (%dx) + mov $'e', %al + out %al, (%dx) + mov $'r', %al + out %al, (%dx) + mov $' ', %al + out %al, (%dx) + mov $'s', %al + out %al, (%dx) + mov $'t', %al + out %al, (%dx) + mov $'a', %al + out %al, (%dx) + mov $'r', %al + out %al, (%dx) + mov $'t', %al + out %al, (%dx) + mov $'i', %al + out %al, (%dx) + mov $'n', %al + out %al, (%dx) + mov $'g', %al + out %al, (%dx) + mov $'\n', %al + out %al, (%dx) + + push %esp + // ebx, esi, edi and ebp are going to be preserved + // (see comment in smm_stub.S if target is x86_64) + push %ebx + push %esi + push %edi + push %ebp + push %eax + + /* + * Switch-case to jump to appropriate section for given functionality. + * Macros are defined in mm_handler.h. + * Short explaination of where does the magic n(%esp) came from. + * Calling mm_entry_32 from coreboot pushes lb_entry_context + * (see include/payload_mm_interface.h) to stack and + * increments esp by 4, so now our stack looks like this: + * | third arg | + * | second arg | + * | first arg | + * | return address | + * | stack pointer | <- esp + * Then we push all the registers (see above) and hence our stack looks l= ike this now: + * | third arg | + * | second arg | + * | first arg | + * | return address | + * | esp | + * | ebx | + * | esi | + * | edi | + * | ebp | + * | eax | + * | stack pointer | <- esp + * So, now to get the entry we need, we do (9 * 4)(%esp) to get third + * argument (ACPI base address), (8 * 4)(%esp) to get second argument + * (PM1_CNT byte), and (7 * 4) to get the command. + */ + + cmpl $MM_ACPI_ENABLE, 28(%esp) + je acpi_enable32 + + cmpl $MM_ACPI_DISABLE, 28(%esp) + je acpi_disable32 + + cmpl $MM_STORE, 28(%esp) + je mm_store32 + + jmp restore_cb_state + +acpi_enable32: + mov $0x3f8, %dx + mov $'E', %al + out %al, (%dx) + mov $'n', %al + out %al, (%dx) + mov $'a', %al + out %al, (%dx) + mov $'b', %al + out %al, (%dx) + mov $'l', %al + out %al, (%dx) + mov $'i', %al + out %al, (%dx) + mov $'n', %al + out %al, (%dx) + mov $'g', %al + out %al, (%dx) + mov $' ', %al + out %al, (%dx) + mov $'A', %al + out %al, (%dx) + mov $'C', %al + out %al, (%dx) + mov $'P', %al + out %al, (%dx) + mov $'I', %al + out %al, (%dx) + mov $'\n', %al + out %al, (%dx) + + // PM1_CNT & ~SCI_EN + mov 32(%esp), %ax + add $MM_ACPI_ENABLE, %ax + + // ACPI_BASE_ADDR + mov 36(%esp), %dx + + out %ax, %dx + + jmp restore_cb_state + +acpi_disable32: + mov $0x3f8, %dx + mov $'D', %al + out %al, (%dx) + mov $'i', %al + out %al, (%dx) + mov $'s', %al + out %al, (%dx) + mov $'a', %al + out %al, (%dx) + mov $'b', %al + out %al, (%dx) + mov $'l', %al + out %al, (%dx) + mov $'i', %al + out %al, (%dx) + mov $'n', %al + out %al, (%dx) + mov $'g', %al + out %al, (%dx) + mov $' ', %al + out %al, (%dx) + mov $'A', %al + out %al, (%dx) + mov $'C', %al + out %al, (%dx) + mov $'P', %al + out %al, (%dx) + mov $'I', %al + out %al, (%dx) + mov $'\n', %al + out %al, (%dx) + + // PM1_CNT | SCI_EN + mov 32(%esp), %ax + add $MM_ACPI_DISABLE, %ax + + // ACPI_BASE_ADDR + mov 36(%esp), %dx + + out %ax, %dx + + jmp restore_cb_state + +mm_store32: + // Not implemented yet. Probably would be better to do that in C. + +restore_cb_state: + mov $0x3f8, %dx + mov $'M', %al + out %al, (%dx) + mov $'M', %al + out %al, (%dx) + mov $' ', %al + out %al, (%dx) + mov $'r', %al + out %al, (%dx) + mov $'e', %al + out %al, (%dx) + mov $'t', %al + out %al, (%dx) + mov $'u', %al + out %al, (%dx) + mov $'r', %al + out %al, (%dx) + mov $'n', %al + out %al, (%dx) + mov $'s', %al + out %al, (%dx) + mov $'\n', %al + out %al, (%dx) + + pop %eax + pop %ebp + pop %edi + pop %esi + pop %ebx + pop %esp + + ret +SYM_CODE_END(mm_entry_32) + + + .section ".text64","ax" + .code64 + .balign 4 +SYM_CODE_START(mm_entry_64) + mov $0x3f8, %dx + mov $'L', %al + out %al, (%dx) + mov $'i', %al + out %al, (%dx) + mov $'n', %al + out %al, (%dx) + mov $'u', %al + out %al, (%dx) + mov $'x', %al + out %al, (%dx) + mov $' ', %al + out %al, (%dx) + mov $'S', %al + out %al, (%dx) + mov $'M', %al + out %al, (%dx) + mov $'I', %al + out %al, (%dx) + mov $' ', %al + out %al, (%dx) + mov $'h', %al + out %al, (%dx) + mov $'a', %al + out %al, (%dx) + mov $'n', %al + out %al, (%dx) + mov $'d', %al + out %al, (%dx) + mov $'l', %al + out %al, (%dx) + mov $'e', %al + out %al, (%dx) + mov $'r', %al + out %al, (%dx) + mov $' ', %al + out %al, (%dx) + mov $'s', %al + out %al, (%dx) + mov $'t', %al + out %al, (%dx) + mov $'a', %al + out %al, (%dx) + mov $'r', %al + out %al, (%dx) + mov $'t', %al + out %al, (%dx) + mov $'i', %al + out %al, (%dx) + mov $'n', %al + out %al, (%dx) + mov $'g', %al + out %al, (%dx) + mov $'\n', %al + out %al, (%dx) + + pushq %rsp + + pushq %rbp + pushq %rbx + pushq %r12 + pushq %r13 + pushq %r14 + pushq %r15 + + movq %cr3, %rax + pushq %rax + + movq %cr4, %rbx + pushq %rbx + or $0x640, %rbx + + movq %rbx, %cr4 + + movq %cr0, %rbx + pushq %rbx + or $0x22, %rbx + + mov %rbx, %cr0 + + movq %rsp, %r12 + andq $~0xF, %rsp + + subq $0x200, %rsp + fxsave64 (%rsp) + + /* + * All the macros we compare (r)di to are defined in mm_handler.h + * This differs a bit from what we do above, as ABI calling convention + * is not the same for protected and long mode. First two elements of + * the struct fits rdi. Command is in the first byte of the rdi, + * so we can just read of di. + */ + cmp $MM_ACPI_DISABLE, %di + je acpi_disable + + cmp $MM_ACPI_ENABLE, %di + je acpi_enable + + cmp $MM_STORE, %di + je mm_store + + jmp restore_cb_state64 + +acpi_enable: + mov $0x3f8, %dx + mov $'E', %al + out %al, (%dx) + mov $'n', %al + out %al, (%dx) + mov $'a', %al + out %al, (%dx) + mov $'b', %al + out %al, (%dx) + mov $'l', %al + out %al, (%dx) + mov $'i', %al + out %al, (%dx) + mov $'n', %al + out %al, (%dx) + mov $'g', %al + out %al, (%dx) + mov $' ', %al + out %al, (%dx) + mov $'A', %al + out %al, (%dx) + mov $'C', %al + out %al, (%dx) + mov $'P', %al + out %al, (%dx) + mov $'I', %al + out %al, (%dx) + mov $'\n', %al + out %al, (%dx) + + // Stash the command from rdi. + shr $32, %rdi + // PM1_CNT & ~SCI_EN + mov %di, %ax + add $MM_ACPI_ENABLE, %ax + // si contains ACPI_BASE_ADDR + mov %si, %dx + + out %ax, %dx + + jmp restore_cb_state64 + +acpi_disable: + mov $0x3f8, %dx + mov $'D', %al + out %al, (%dx) + mov $'i', %al + out %al, (%dx) + mov $'s', %al + out %al, (%dx) + mov $'a', %al + out %al, (%dx) + mov $'b', %al + out %al, (%dx) + mov $'l', %al + out %al, (%dx) + mov $'i', %al + out %al, (%dx) + mov $'n', %al + out %al, (%dx) + mov $'g', %al + out %al, (%dx) + mov $' ', %al + out %al, (%dx) + mov $'A', %al + out %al, (%dx) + mov $'C', %al + out %al, (%dx) + mov $'P', %al + out %al, (%dx) + mov $'I', %al + out %al, (%dx) + mov $'\n', %al + out %al, (%dx) + + // Stash command + shr $32, %rdi + // PM1_CNT | SCI_EN + mov %di, %ax + add $MM_ACPI_DISABLE, %ax + // si contains ACPI_BASE_ADDR + mov %si, %dx + + out %ax, %dx + + jmp restore_cb_state64 + +mm_store: + // see comment above in mm_store32 + +restore_cb_state64: + mov $0x3f8, %dx + mov $'M', %al + out %al, (%dx) + mov $'M', %al + out %al, (%dx) + mov $'6', %al + out %al, (%dx) + mov $'4', %al + out %al, (%dx) + mov $' ', %al + out %al, (%dx) + mov $'r', %al + out %al, (%dx) + mov $'e', %al + out %al, (%dx) + mov $'t', %al + out %al, (%dx) + mov $'u', %al + out %al, (%dx) + mov $'r', %al + out %al, (%dx) + mov $'n', %al + out %al, (%dx) + mov $'s', %al + out %al, (%dx) + mov $'\n', %al + out %al, (%dx) + + fxrstor64 (%rsp) + addq $0x200, %rsp + movq %r12, %rsp + + popq %rbx + movq %rbx, %cr0 + + popq %rbx + movq %rbx, %cr4 + + popq %rax + movq %rax, %cr3 + + popq %r15 + popq %r14 + popq %r13 + popq %r12 + popq %rbx + popq %rbp + popq %rsp + ret +SYM_CODE_END(mm_entry_64) + + .bss + .balign 4 +SYM_DATA(mm_signature, .space 4) +SYM_DATA(mm_blob_size, .space 2) +SYM_DATA(mm_entry_32_offset, .space 4) +SYM_DATA(mm_entry_64_offset, .space 4) diff --git a/drivers/firmware/google/mm_handler/mm_handler.h b/drivers/firm= ware/google/mm_handler/mm_handler.h new file mode 100644 index 0000000000000000000000000000000000000000..4f32f84371d5cff3fcf6c9d1c1c= 33a2d2b50118e --- /dev/null +++ b/drivers/firmware/google/mm_handler/mm_handler.h @@ -0,0 +1,21 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Derived from arch/x86/include/realmode.h + */ + +#ifndef _MM_HANDLER_H +#define _MM_HANDLER_H + +#define REALMODE_END_SIGNATURE 0x65a22c82 + +/* + * These macros correspond to the arguments + * passed by coreboot's SMI handler. Depending + * on which one is passed in rdi or esp + x, handler + * will jump to the appropriate section. + */ +#define MM_ACPI_ENABLE 1 +#define MM_ACPI_DISABLE 0 +#define MM_STORE 2 + +#endif /* _MM_HANDLER_H */ diff --git a/drivers/firmware/google/mm_handler/mm_header.S b/drivers/firmw= are/google/mm_handler/mm_header.S new file mode 100644 index 0000000000000000000000000000000000000000..342cd60492f89f8bea8d7051650= 365d1eaad4c2e --- /dev/null +++ b/drivers/firmware/google/mm_handler/mm_header.S @@ -0,0 +1,19 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * MM blob header; this should match mm_payload.h + */ + +#include +#include +#include + + .section ".header", "a" + + .balign 16 +SYM_DATA_START(mm_header) + .long pa_text_start + .long pa_mm_entry_32 + .long pa_mm_entry_64 + .long pa_mm_signature + .long pa_mm_blob_size +SYM_DATA_END(mm_header) --=20 2.49.0