From nobody Sat Oct 11 04:11:31 2025 Received: from mail-pf1-f201.google.com (mail-pf1-f201.google.com [209.85.210.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 803F242A82 for ; Thu, 12 Jun 2025 00:02:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749686562; cv=none; b=njJvZ87yG86oyJVU+PmqyBHfz3tFQoQDHPuafO/tdyjL631R9Z4i8FdG0fvdEMxbNe8qazahtv/5AA1x9FdwlwT8jCW4rp8bBCp5oxD3q1zgLPuEBGDbNfzNkzaUJuElO88vOIrpbTL1B3ttVYeOtmBY6hc9WK+dLgGuMEp/NZY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749686562; c=relaxed/simple; bh=Lc2JtIfXZmV3USXNIWX8ioxXhWowqkdZiB4vXpyFRg4=; h=Date:In-Reply-To:Mime-Version:References:Message-ID:Subject:From: To:Content-Type; b=JNcY/0swNMF4L/8uvtK9ZP8lkaJ47RfG1mL9n18EuKE9jwGBs2kLC88pXBxh32mI+2r3tDuO3SVHwvGosvixg0nzaF0+AZ15EQNAZtBsK2r/xfayUeVKNNSPMuQULbwuKb0PkXN4P+KGgkxCnekHbedvTIfJ0sc0pc2eynlB2Js= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=flex--irogers.bounces.google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=uLRefGJE; arc=none smtp.client-ip=209.85.210.201 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=flex--irogers.bounces.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="uLRefGJE" Received: by mail-pf1-f201.google.com with SMTP id d2e1a72fcca58-7370e73f690so400881b3a.3 for ; Wed, 11 Jun 2025 17:02:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20230601; t=1749686559; x=1750291359; darn=vger.kernel.org; h=content-transfer-encoding:to:from:subject:message-id:references :mime-version:in-reply-to:date:from:to:cc:subject:date:message-id :reply-to; bh=/kbUi/cjzpRxNlnb7nAF6rA+ZYZSCoeqQsAo52QIjAo=; b=uLRefGJEBAxoNvjSYlItUBrOnUx86izauuvWg9AVqx5cUPGy6NrkBNeInyCQ/FdjGT rcSImbENEJTh5fjkmyvk9m6bSU5umdWHrrY2xODLAfJvc5Z2Bl1fKvJQF6KM+aEacOpu P8GfptwQtYtpJFIohq1+LV4jeGRNu4j1PwIsxVENK/5bIoHV/xoMzUpRAeKEU5MtP/ry 6zVCsnuM7s1ZTNpM2EihoIHV+rZ+d1kEcG2J4Y0zwI+vqAsdNiVZ4QEDGL3eEPbyxwi1 6SC/pzwQY2GA9FBBRHGrq68Mt1mh9Tpolr4NDW/GDI5koiqpdng2jdFxpn7B5dBPmPEc o6EQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1749686559; x=1750291359; h=content-transfer-encoding:to:from:subject:message-id:references :mime-version:in-reply-to:date:x-gm-message-state:from:to:cc:subject :date:message-id:reply-to; bh=/kbUi/cjzpRxNlnb7nAF6rA+ZYZSCoeqQsAo52QIjAo=; b=jYYw6FqWQ1qb4Ed4sUhf7eplV9ZRkRw51Gw/XrHaFMgby835/daj3Wt9VIsN8aWGv3 WR/qXu741sOh3ScCdgxkqq3op+vVT81Owk5YPsg8uBkLDCL0BNcrezFC76KAIfN9korh vronIGLitgKirT4GNzD6UK9MSyu4dwXRX1MCbQZ63f9fAqwzgdn8zni7+UDUYFWN0XSz FRSJDJRWb5FvsJD84Yw/O8mM+S7POHcLBcgVS8+401gSHvuL8nLqT5ZKbRIRTYsFsyq5 YRThpFWZBBH5KP7e9j+GV35S4v/qSGk0D9JONdACGEt2PGPaA5Sl/AQI+xZkq5e3O9p/ M5dQ== X-Forwarded-Encrypted: i=1; AJvYcCXtylYXjGIjfEKv19Rj4ter/rJBz4X+gggea+bARPs3EKQifwIzkKSQCGnruGnEULkhr3paMw6lngLe90Y=@vger.kernel.org X-Gm-Message-State: AOJu0YwaiFKuBaGsNXRAC5/eSxW0xdXBPg66rhBLSUT2fKcf6P0OtiZq kw2ryQWjya1gxgNlhuu+7T3T6uML3357C+QAxIEOmzhX2SH8M9c33xFmzWspzVlaZwZs0b9gDpT MbjzWOFmU/Q== X-Google-Smtp-Source: AGHT+IEZii1Q+P5Yn5awiIs8jS8CnZRYbs2S3R/ET1MZ6cTwUMgbwb9kf33+3inn8JjSQuZ693FU7KQcdTLT X-Received: from pga13.prod.google.com ([2002:a05:6a02:4f8d:b0:b2f:c26a:8705]) (user=irogers job=prod-delivery.src-stubby-dispatcher) by 2002:a05:6a21:6e91:b0:1ee:e33d:f477 with SMTP id adf61e73a8af0-21f86645fb9mr7942605637.15.1749686558839; Wed, 11 Jun 2025 17:02:38 -0700 (PDT) Date: Wed, 11 Jun 2025 17:02:14 -0700 In-Reply-To: <20250612000224.780337-1-irogers@google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 References: <20250612000224.780337-1-irogers@google.com> X-Mailer: git-send-email 2.50.0.rc1.591.g9c95f17f64-goog Message-ID: <20250612000224.780337-6-irogers@google.com> Subject: [PATCH v1 05/15] perf vendor events: Update EmeraldRapids events From: Ian Rogers To: Peter Zijlstra , Ingo Molnar , Arnaldo Carvalho de Melo , Namhyung Kim , Mark Rutland , Alexander Shishkin , Jiri Olsa , Ian Rogers , Adrian Hunter , Kan Liang , "=?UTF-8?q?Andreas=20F=C3=A4rber?=" , Manivannan Sadhasivam , Caleb Biggers , linux-kernel@vger.kernel.org, linux-perf-users@vger.kernel.org, Edward Baker Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Update events from v1.11 to v1.14. Bring in the event updates v1.14: https://github.com/intel/perfmon/commit/6f6e4c8c906992b450cb2014d0501a9ec1c= da0d0 https://github.com/intel/perfmon/commit/e363f82276c129aec60402a1d64efbbd41a= f844e Signed-off-by: Ian Rogers --- .../arch/x86/emeraldrapids/pipeline.json | 2 +- .../arch/x86/emeraldrapids/uncore-io.json | 12 +++++++++++ .../arch/x86/emeraldrapids/uncore-memory.json | 20 +++++++++++++++++++ tools/perf/pmu-events/arch/x86/mapfile.csv | 2 +- 4 files changed, 34 insertions(+), 2 deletions(-) diff --git a/tools/perf/pmu-events/arch/x86/emeraldrapids/pipeline.json b/t= ools/perf/pmu-events/arch/x86/emeraldrapids/pipeline.json index 00b05a77c289..48bec483b49a 100644 --- a/tools/perf/pmu-events/arch/x86/emeraldrapids/pipeline.json +++ b/tools/perf/pmu-events/arch/x86/emeraldrapids/pipeline.json @@ -684,7 +684,7 @@ "Counter": "0,1,2,3", "EventCode": "0x4c", "EventName": "LOAD_HIT_PREFETCH.SWPF", - "PublicDescription": "Counts all not software-prefetch load dispat= ches that hit the fill buffer (FB) allocated for the software prefetch. It = can also be incremented by some lock instructions. So it should only be use= d with profiling so that the locks can be excluded by ASM (Assembly File) i= nspection of the nearby instructions. Available PDIST counters: 0", + "PublicDescription": "Counts all software-prefetch load dispatches= that hit the fill buffer (FB) allocated for the software prefetch. It can = also be incremented by some lock instructions. So it should only be used wi= th profiling so that the locks can be excluded by ASM (Assembly File) inspe= ction of the nearby instructions. Available PDIST counters: 0", "SampleAfterValue": "100003", "UMask": "0x1" }, diff --git a/tools/perf/pmu-events/arch/x86/emeraldrapids/uncore-io.json b/= tools/perf/pmu-events/arch/x86/emeraldrapids/uncore-io.json index 94340dee1c9c..d4cf2199d46b 100644 --- a/tools/perf/pmu-events/arch/x86/emeraldrapids/uncore-io.json +++ b/tools/perf/pmu-events/arch/x86/emeraldrapids/uncore-io.json @@ -1821,6 +1821,18 @@ "UMask": "0x4", "Unit": "IIO" }, + { + "BriefDescription": "Posted requests sent by the integrated IO (II= O) controller to the Ubox, useful for counting message signaled interrupts = (MSI).", + "Counter": "0,1,2,3", + "EventCode": "0x8e", + "EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.UBOX_POSTED", + "Experimental": "1", + "FCMask": "0x01", + "PerPkg": "1", + "PortMask": "0x00FF", + "UMask": "0x4", + "Unit": "IIO" + }, { "BriefDescription": "ITC address map 1", "Counter": "0,1,2,3", diff --git a/tools/perf/pmu-events/arch/x86/emeraldrapids/uncore-memory.jso= n b/tools/perf/pmu-events/arch/x86/emeraldrapids/uncore-memory.json index aa06088dd26f..68be01dad7c9 100644 --- a/tools/perf/pmu-events/arch/x86/emeraldrapids/uncore-memory.json +++ b/tools/perf/pmu-events/arch/x86/emeraldrapids/uncore-memory.json @@ -2145,6 +2145,16 @@ "UMask": "0x1", "Unit": "MCHBM" }, + { + "BriefDescription": "ECC Correctable Errors", + "Counter": "0,1,2,3", + "EventCode": "0x09", + "EventName": "UNC_MCHBM_ECC_CORRECTABLE_ERRORS", + "Experimental": "1", + "PerPkg": "1", + "PublicDescription": "ECC Correctable Errors. Counts the number o= f ECC errors detected and corrected by the iMC on this channel. This count= er is only useful with ECC devices. This count will increment one time for= each correction regardless of the number of bits corrected. The iMC can c= orrect up to 4 bit errors in independent channel mode and 8 bit errors in l= ockstep mode.", + "Unit": "MCHBM" + }, { "BriefDescription": "HBM Precharge All Commands", "Counter": "0,1,2,3", @@ -2759,6 +2769,16 @@ "UMask": "0x3", "Unit": "iMC" }, + { + "BriefDescription": "ECC Correctable Errors", + "Counter": "0,1,2,3", + "EventCode": "0x09", + "EventName": "UNC_M_ECC_CORRECTABLE_ERRORS", + "Experimental": "1", + "PerPkg": "1", + "PublicDescription": "ECC Correctable Errors : Counts the number o= f ECC errors detected and corrected by the iMC on this channel. This count= er is only useful with ECC DRAM devices. This count will increment one tim= e for each correction regardless of the number of bits corrected. The iMC = can correct up to 4 bit errors in independent channel mode and 8 bit errors= in lockstep mode.", + "Unit": "iMC" + }, { "BriefDescription": "IMC Clockticks at HCLK frequency", "Counter": "0,1,2,3", diff --git a/tools/perf/pmu-events/arch/x86/mapfile.csv b/tools/perf/pmu-ev= ents/arch/x86/mapfile.csv index 9a60e95a2e15..e139a099374a 100644 --- a/tools/perf/pmu-events/arch/x86/mapfile.csv +++ b/tools/perf/pmu-events/arch/x86/mapfile.csv @@ -9,7 +9,7 @@ GenuineIntel-6-4F,v23,broadwellx,core GenuineIntel-6-55-[56789ABCDEF],v1.25,cascadelakex,core GenuineIntel-6-DD,v1.00,clearwaterforest,core GenuineIntel-6-9[6C],v1.05,elkhartlake,core -GenuineIntel-6-CF,v1.11,emeraldrapids,core +GenuineIntel-6-CF,v1.14,emeraldrapids,core GenuineIntel-6-5[CF],v13,goldmont,core GenuineIntel-6-7A,v1.01,goldmontplus,core GenuineIntel-6-B6,v1.07,grandridge,core --=20 2.50.0.rc1.591.g9c95f17f64-goog