From nobody Sat Oct 11 04:11:32 2025 Received: from mail-pf1-f201.google.com (mail-pf1-f201.google.com [209.85.210.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D0F811A0B0E for ; Thu, 12 Jun 2025 00:02:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749686568; cv=none; b=kLj1HZc1VjUQM8F/un64JEkhYzkxLS9x/Ol9cdv0jVZfhJ5KqVOsr52mp+dBpq87a2TwFrVYZ/5znb+08WfoHThbajOwZcP+CQB51igGdbTMbkgGK0/99gNpiTFIk5YIGrUP1X0gWFhCffIeDQ+d4C3q/fef5YXMs3v2G8X3krY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749686568; c=relaxed/simple; bh=UtPCiTSWLbpz3XdVFO7sK+jsQ6jIVqsxVRQ1Gq3WAPg=; h=Date:In-Reply-To:Mime-Version:References:Message-ID:Subject:From: To:Content-Type; b=YwBAQ4LMNQwO2a/AKz+mCIvrL8nbdmI6tANL9ydy9GYc/Xcy5yylAZgqOmyxSZfSHRe57IIwCqgu04FjbugKhKn4V3IWHsbGwvUGUIijkrO7UnVraqxICOWb1T7NOQWpSpHKh7MlxZ9WMwoZSCSzFaMqWKh/vunDR9NKivRnCig= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=flex--irogers.bounces.google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=zjm5ySpS; arc=none smtp.client-ip=209.85.210.201 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=flex--irogers.bounces.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="zjm5ySpS" Received: by mail-pf1-f201.google.com with SMTP id d2e1a72fcca58-745e89b0c32so675074b3a.3 for ; Wed, 11 Jun 2025 17:02:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20230601; t=1749686566; x=1750291366; darn=vger.kernel.org; h=content-transfer-encoding:to:from:subject:message-id:references :mime-version:in-reply-to:date:from:to:cc:subject:date:message-id :reply-to; bh=BWSYgmdUR5fuOjGXovF71LaefH09HdMVkUZ5+LY/N74=; b=zjm5ySpSFWVYhWYBEI01Lg8yX84OE1Ou8g/jjEwW3/MbFym4j5gkqtHrXOS5P8lUGy omVJU64m20ROwgkNyXA3ZwROEDFfcyo44rGCwDY0u5+bFK7y+OkX2Uyr0zZBINlTXSMf dERwTOJ2clYdSCdF23C9GOfKDksDbMUTDZPKt0CChuWEwUEjrhWqdpcsczyHlCzvIW71 YivrsegYnQWGos0WyyAUKy5lCHXGU71N1C9kfZw7Ua/tJWv4jCbtmMoOwxhs/Gn50Won AtOVkuxO7UQqQBK1SePOCMViQ8bWLIF+JCLKf3hKajtXHO7mBVwCFGVWXyTz7641irPt 5iZQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1749686566; x=1750291366; h=content-transfer-encoding:to:from:subject:message-id:references :mime-version:in-reply-to:date:x-gm-message-state:from:to:cc:subject :date:message-id:reply-to; bh=BWSYgmdUR5fuOjGXovF71LaefH09HdMVkUZ5+LY/N74=; b=gLHdRARSlHXaVZGXnMzOraSpf8/GXsLhWXz3J0m2XuNW+Q/h7PuHYu0vjF1mVnso1c /TFp9r1tEaCFYibFNS3t+lazeCUT1G9bX0/9/uz/CZoXO+MF3t2SGxZj4UxMmM/HBLyK d5UPWw2O15Qz3WYb7rYLUTscHn6r4u+ZMLrMG5ZfkQ66MdgKV6sS1TLalso51MS4sooz dkxB0dhQE++KWgyP1wckHeJDI6t6BZqLGsmDrwQmljXWyL+cDfkUvih2Cr/54psKXtzU h3ALOLBWg65bf1+mEOsRRKRubB1q6c8XF1MQmW2QWvtlYuf8FN7AM7GZKZR8EVTvRfio CSDQ== X-Forwarded-Encrypted: i=1; AJvYcCV1DBBmamLRboYHkPeu+oh8x7PuixLmmQQ40BFOZQnec1i+yM4zZo4DhIYOrIgU+nEVqrEglmMHPlZxMdg=@vger.kernel.org X-Gm-Message-State: AOJu0YyoIjIMxqiMvhQ2LMF9Ql8AT/saUEgsDBgD9xrhEo0xNztPJh64 6nKVfvIAbn2SiNBt++mjqsas8E0qLfYjWWZC4HXtOxKoirgm0Is7WtGlC2/kLrcBrBKlo9nN1Pz JIGjer2EHPA== X-Google-Smtp-Source: AGHT+IFC+dOqy4ZJoJeAffwE8Q788oIwfbnuUWr3CFRwdP7jbplHCccYJcTKShVNiWCG85Q3fZMo79/hUDcg X-Received: from pgbdp10.prod.google.com ([2002:a05:6a02:f0a:b0:af9:8f44:d7ec]) (user=irogers job=prod-delivery.src-stubby-dispatcher) by 2002:a05:6a21:6d8b:b0:21f:556a:ca08 with SMTP id adf61e73a8af0-21f978bdfdbmr2398802637.37.1749686566036; Wed, 11 Jun 2025 17:02:46 -0700 (PDT) Date: Wed, 11 Jun 2025 17:02:18 -0700 In-Reply-To: <20250612000224.780337-1-irogers@google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 References: <20250612000224.780337-1-irogers@google.com> X-Mailer: git-send-email 2.50.0.rc1.591.g9c95f17f64-goog Message-ID: <20250612000224.780337-10-irogers@google.com> Subject: [PATCH v1 09/15] perf vendor events: Update LunarLake events From: Ian Rogers To: Peter Zijlstra , Ingo Molnar , Arnaldo Carvalho de Melo , Namhyung Kim , Mark Rutland , Alexander Shishkin , Jiri Olsa , Ian Rogers , Adrian Hunter , Kan Liang , "=?UTF-8?q?Andreas=20F=C3=A4rber?=" , Manivannan Sadhasivam , Caleb Biggers , linux-kernel@vger.kernel.org, linux-perf-users@vger.kernel.org, Edward Baker Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Update events from v1.11 to v1.14. Bring in the event updates v1.14: https://github.com/intel/perfmon/commit/95634fec10542c0c466eb2c6d9a81e0c24f= b1123 https://github.com/intel/perfmon/commit/84a49938387ac592af0a622273e4e8e4997= e987d Signed-off-by: Ian Rogers --- .../pmu-events/arch/x86/lunarlake/cache.json | 11 +++++++++++ .../arch/x86/lunarlake/pipeline.json | 18 ++++++++++++++---- .../arch/x86/lunarlake/virtual-memory.json | 18 ------------------ tools/perf/pmu-events/arch/x86/mapfile.csv | 2 +- 4 files changed, 26 insertions(+), 23 deletions(-) diff --git a/tools/perf/pmu-events/arch/x86/lunarlake/cache.json b/tools/pe= rf/pmu-events/arch/x86/lunarlake/cache.json index b1a6bb867a1e..ff37d49611c3 100644 --- a/tools/perf/pmu-events/arch/x86/lunarlake/cache.json +++ b/tools/perf/pmu-events/arch/x86/lunarlake/cache.json @@ -790,6 +790,17 @@ "EventName": "MEM_LOAD_RETIRED.L1_HIT", "PublicDescription": "Counts retired load instructions with at lea= st one uop that hit in the L1 data cache. This event includes all SW prefet= ches and lock instructions regardless of the data source. Available PDIST c= ounters: 0", "SampleAfterValue": "1000003", + "UMask": "0x101", + "Unit": "cpu_core" + }, + { + "BriefDescription": "Counts retired load instructions with at leas= t one uop that hit in the Level 0 of the L1 data cache. This event includes= all SW prefetches and lock instructions regardless of the data source.", + "Counter": "0,1,2,3", + "Data_LA": "1", + "EventCode": "0xd1", + "EventName": "MEM_LOAD_RETIRED.L1_HIT_L0", + "PublicDescription": "Counts retired load instructions with at lea= st one uop that hit in the Level 0 of the L1 data cache. This event include= s all SW prefetches and lock instructions regardless of the data source. Av= ailable PDIST counters: 0", + "SampleAfterValue": "1000003", "UMask": "0x1", "Unit": "cpu_core" }, diff --git a/tools/perf/pmu-events/arch/x86/lunarlake/pipeline.json b/tools= /perf/pmu-events/arch/x86/lunarlake/pipeline.json index 4875047fb65c..6ac410510628 100644 --- a/tools/perf/pmu-events/arch/x86/lunarlake/pipeline.json +++ b/tools/perf/pmu-events/arch/x86/lunarlake/pipeline.json @@ -1247,9 +1247,19 @@ "Unit": "cpu_core" }, { - "BriefDescription": "Counts the number of demand loads that match = on a wcb (request buffer) allocated by an L1 hardware prefetch", + "BriefDescription": "Counts the number of demand loads that match = on a wcb (request buffer) allocated by an L1 hardware prefetch [This event = is alias to LOAD_HIT_PREFETCH.HW_PF]", "Counter": "0,1,2,3,4,5,6,7", "EventCode": "0x4c", + "EventName": "LOAD_HIT_PREFETCH.HWPF", + "SampleAfterValue": "1000003", + "UMask": "0x2", + "Unit": "cpu_atom" + }, + { + "BriefDescription": "This event is deprecated. [This event is alia= s to LOAD_HIT_PREFETCH.HWPF]", + "Counter": "0,1,2,3,4,5,6,7", + "Deprecated": "1", + "EventCode": "0x4c", "EventName": "LOAD_HIT_PREFETCH.HW_PF", "SampleAfterValue": "1000003", "UMask": "0x2", @@ -1664,7 +1674,7 @@ }, { "BriefDescription": "Fixed Counter: Counts the number of issue slo= ts not consumed by the backend because allocation is stalled due to a mispr= edicted jump or a machine clear.", - "Counter": "36", + "Counter": "Fixed counter 4", "EventName": "TOPDOWN_BAD_SPECULATION.ALL", "PublicDescription": "Fixed Counter: Counts the number of issue sl= ots that were not consumed by the backend because allocation is stalled due= to a mispredicted jump or a machine clear. Counts all issue slots blocked= during this recovery window including relevant microcode flows and while u= ops are not yet available in the IQ. Also, includes the issue slots that we= re consumed by the backend but were thrown away because they were younger t= han the mispredict or machine clear.", "SampleAfterValue": "1000003", @@ -1797,7 +1807,7 @@ }, { "BriefDescription": "Fixed Counter: Counts the number of retiremen= t slots not consumed due to front end stalls.", - "Counter": "37", + "Counter": "Fixed counter 5", "EventName": "TOPDOWN_FE_BOUND.ALL", "SampleAfterValue": "1000003", "UMask": "0x6", @@ -1903,7 +1913,7 @@ }, { "BriefDescription": "Fixed Counter: Counts the number of consumed = retirement slots.", - "Counter": "38", + "Counter": "Fixed counter 6", "EventName": "TOPDOWN_RETIRING.ALL", "SampleAfterValue": "1000003", "UMask": "0x7", diff --git a/tools/perf/pmu-events/arch/x86/lunarlake/virtual-memory.json b= /tools/perf/pmu-events/arch/x86/lunarlake/virtual-memory.json index defa3a967754..e60a5e904da2 100644 --- a/tools/perf/pmu-events/arch/x86/lunarlake/virtual-memory.json +++ b/tools/perf/pmu-events/arch/x86/lunarlake/virtual-memory.json @@ -36,24 +36,6 @@ "UMask": "0x320", "Unit": "cpu_core" }, - { - "BriefDescription": "Counts the number of first level TLB misses b= ut second level hits due to a demand load that did not start a page walk. A= ccount for 4k page size only. Will result in a DTLB write from STLB.", - "Counter": "0,1,2,3,4,5,6,7", - "EventCode": "0x08", - "EventName": "DTLB_LOAD_MISSES.STLB_HIT_4K", - "SampleAfterValue": "200003", - "UMask": "0x20", - "Unit": "cpu_atom" - }, - { - "BriefDescription": "Counts the number of first level TLB misses b= ut second level hits due to a demand load that did not start a page walk. A= ccount for large page sizes only. Will result in a DTLB write from STLB.", - "Counter": "0,1,2,3,4,5,6,7", - "EventCode": "0x08", - "EventName": "DTLB_LOAD_MISSES.STLB_HIT_LGPG", - "SampleAfterValue": "200003", - "UMask": "0x40", - "Unit": "cpu_atom" - }, { "BriefDescription": "Cycles when at least one PMH is busy with a p= age walk for a demand load.", "Counter": "0,1,2,3,4,5,6,7,8,9", diff --git a/tools/perf/pmu-events/arch/x86/mapfile.csv b/tools/perf/pmu-ev= ents/arch/x86/mapfile.csv index 53c0d19c51d4..5f27b3700c3c 100644 --- a/tools/perf/pmu-events/arch/x86/mapfile.csv +++ b/tools/perf/pmu-events/arch/x86/mapfile.csv @@ -22,7 +22,7 @@ GenuineIntel-6-3A,v24,ivybridge,core GenuineIntel-6-3E,v24,ivytown,core GenuineIntel-6-2D,v24,jaketown,core GenuineIntel-6-(57|85),v16,knightslanding,core -GenuineIntel-6-BD,v1.11,lunarlake,core +GenuineIntel-6-BD,v1.14,lunarlake,core GenuineIntel-6-(AA|AC|B5),v1.13,meteorlake,core GenuineIntel-6-1[AEF],v4,nehalemep,core GenuineIntel-6-2E,v4,nehalemex,core --=20 2.50.0.rc1.591.g9c95f17f64-goog