From nobody Sat Oct 11 02:52:47 2025 Received: from mail-pf1-f201.google.com (mail-pf1-f201.google.com [209.85.210.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A24C82737E3 for ; Wed, 11 Jun 2025 22:48:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749682120; cv=none; b=ag2Plnpu9TWtCQC8SZ0RYHdhl9S6BWxTRhOOXL3+jb35tXjoA8/1UccOFJBE4jVHNWaJDzfODHrV+b2AO4CcvqdocFE8uM0b2hqS9znI6vhNKH28it8aPNAG37jfaZ9EHT3vbi53jbSb/h8H0ayItHAW+/eWnJT+/BZ+GlUSRwM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749682120; c=relaxed/simple; bh=lIvMjX372TaEo1sG+VK0inIicUVhbjbjHr7g88Ou/Xs=; h=Date:In-Reply-To:Mime-Version:References:Message-ID:Subject:From: To:Cc:Content-Type; b=CDGfR1WwSL4VL4omU22ii/P+GNqhp0o79sqDR2h/5OlfrnNIHxP+7AnspZYPinBipls6O5oaCZY1W9lL7XkmRLkzGDLYcMrvHBZ92LqgFzja35oJxVDfQnZTAN+MKjN/c62W41H5BvB2A9dp5gWDYP5nQPy7/86hjwttVuBL/hs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=flex--seanjc.bounces.google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=TfYV3zv+; arc=none smtp.client-ip=209.85.210.201 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=flex--seanjc.bounces.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="TfYV3zv+" Received: by mail-pf1-f201.google.com with SMTP id d2e1a72fcca58-74858256d38so210423b3a.2 for ; Wed, 11 Jun 2025 15:48:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20230601; t=1749682118; x=1750286918; darn=vger.kernel.org; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:reply-to:from:to:cc:subject:date:message-id:reply-to; bh=ZbXp9fY7meDnEME0LsYBGX1Fint2Pz95NNyIdmrjoGE=; b=TfYV3zv+VpbrshJmoz1qG9ZE8c6A7cl2YOh8G32qV9o+FNIltsdQoiV7GdrHUzJQUV U+JX9Jcwy41ndRUOyUXbJ5vFKu6sBW1KjNxQyXsdV77Q4URwJ10apkLNKbhMhFxFnJtd q0knCpfr1I4KYVPiVRlk/kLhb9Zi0wxxk0yGdmjJh7UdidvLUycXsHDKW+h+13jPVrjl 3/bjZ1eJzPxZIEmpXUg/EFy0QBN9NYXOoOsCx/IQ8Bt+n2Xp4u7yHlJjG1SyxgLbuNQq yQa1wL5PFH/W8REIINKkLBMlFNYc/+j4bscmoR00NwpC/eiupUwzDvtWxZ7138ASX/aR E5Kw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1749682118; x=1750286918; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:reply-to:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=ZbXp9fY7meDnEME0LsYBGX1Fint2Pz95NNyIdmrjoGE=; b=JY+OLEEINPaYyGbHbSmt+au01DdT0zARDCkBUVLGeXW6rJfLi44rCzdN2+pKFZzSqP xWAj07ZIWGgLx681Abp3aY/uAlu661swlX49RXtthmGxzIPY+XTYTGA/SqP75f+ZoCRF 12LT8GxPNk9A3xGh1MxnEDAYWY8blj9BhFIfRw9nzUkLftJOKMpk18YmJ4xLr8rLTtGM UArty1hH5QM/f37+gAnQEVOuYykgdY7WSqLXgi0l6H+im/3h7R1YLi0zZCUP+4J0PZbz /N+qA/nWemjo0Hvy71WWHwzjby0d3R68ikAuWlfZAw/EkyzvOT1WRbQViYmVbjYh2j+G 47Sg== X-Forwarded-Encrypted: i=1; AJvYcCWeQMX3qYoo1nwOLcx5Ve8FkTfFT5Co+tExommrl0DwUul3q3XfVgFZN8BRcgPAqT5p+WOYaphqqW3+z4E=@vger.kernel.org X-Gm-Message-State: AOJu0YzQZrTxApZo+2i+jNiXWPjDcSH1jx2+KMdikX43jwDtdekwNjuB oITFc1dTTjlVtvqG7HUAkCp/6yrrJSPCmjK+UpnTv4XqERlPY2vN4zWDThI5eGWElJB3/tjUCie MiaxQyQ== X-Google-Smtp-Source: AGHT+IHvf3odZF8McDLukwtR+c5Ts/RiD+Gr/igRa+Gy+FZyAPIiyl4mAfkupeFQ3doXLOpmODAbezE5sRM= X-Received: from pfblu14.prod.google.com ([2002:a05:6a00:748e:b0:747:aac7:7c2]) (user=seanjc job=prod-delivery.src-stubby-dispatcher) by 2002:a05:6a20:748c:b0:21d:375a:ee33 with SMTP id adf61e73a8af0-21f9b6a21bbmr686227637.9.1749682117969; Wed, 11 Jun 2025 15:48:37 -0700 (PDT) Reply-To: Sean Christopherson Date: Wed, 11 Jun 2025 15:46:02 -0700 In-Reply-To: <20250611224604.313496-2-seanjc@google.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 References: <20250611224604.313496-2-seanjc@google.com> X-Mailer: git-send-email 2.50.0.rc1.591.g9c95f17f64-goog Message-ID: <20250611224604.313496-61-seanjc@google.com> Subject: [PATCH v3 59/62] KVM: SVM: Consolidate IRTE update when toggling AVIC on/off From: Sean Christopherson To: Marc Zyngier , Oliver Upton , Sean Christopherson , Paolo Bonzini , Joerg Roedel , David Woodhouse , Lu Baolu Cc: linux-arm-kernel@lists.infradead.org, kvmarm@lists.linux.dev, kvm@vger.kernel.org, iommu@lists.linux.dev, linux-kernel@vger.kernel.org, Sairaj Kodilkar , Vasant Hegde , Maxim Levitsky , Joao Martins , Francesco Lavra , David Matlack Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Fold the IRTE modification logic in avic_refresh_apicv_exec_ctrl() into __avic_vcpu_{load,put}(), and add a param to the helpers to communicate whether or not AVIC is being toggled, i.e. if IRTE needs a "full" update, or just a quick update to set the CPU and IsRun. Signed-off-by: Sean Christopherson --- arch/x86/kvm/svm/avic.c | 85 ++++++++++++++++++++++------------------- 1 file changed, 46 insertions(+), 39 deletions(-) diff --git a/arch/x86/kvm/svm/avic.c b/arch/x86/kvm/svm/avic.c index 1e6e5d1f6b4e..2e47559a4134 100644 --- a/arch/x86/kvm/svm/avic.c +++ b/arch/x86/kvm/svm/avic.c @@ -810,7 +810,28 @@ int avic_pi_update_irte(struct kvm_kernel_irqfd *irqfd= , struct kvm *kvm, return irq_set_vcpu_affinity(host_irq, NULL); } =20 -static void avic_update_iommu_vcpu_affinity(struct kvm_vcpu *vcpu, int cpu) +enum avic_vcpu_action { + /* + * There is no need to differentiate between activate and deactivate, + * as KVM only refreshes AVIC state when the vCPU is scheduled in and + * isn't blocking, i.e. the pCPU must always be (in)valid when AVIC is + * being (de)activated. + */ + AVIC_TOGGLE_ON_OFF =3D BIT(0), + AVIC_ACTIVATE =3D AVIC_TOGGLE_ON_OFF, + AVIC_DEACTIVATE =3D AVIC_TOGGLE_ON_OFF, + + /* + * No unique action is required to deal with a vCPU that stops/starts + * running, as IRTEs are configured to generate GALog interrupts at all + * times. + */ + AVIC_START_RUNNING =3D 0, + AVIC_STOP_RUNNING =3D 0, +}; + +static void avic_update_iommu_vcpu_affinity(struct kvm_vcpu *vcpu, int cpu, + enum avic_vcpu_action action) { struct vcpu_svm *svm =3D to_svm(vcpu); struct kvm_kernel_irqfd *irqfd; @@ -824,11 +845,20 @@ static void avic_update_iommu_vcpu_affinity(struct kv= m_vcpu *vcpu, int cpu) if (list_empty(&svm->ir_list)) return; =20 - list_for_each_entry(irqfd, &svm->ir_list, vcpu_list) - WARN_ON_ONCE(amd_iommu_update_ga(cpu, irqfd->irq_bypass_data)); + list_for_each_entry(irqfd, &svm->ir_list, vcpu_list) { + void *data =3D irqfd->irq_bypass_data; + + if (!(action & AVIC_TOGGLE_ON_OFF)) + WARN_ON_ONCE(amd_iommu_update_ga(cpu, data)); + else if (cpu >=3D 0) + WARN_ON_ONCE(amd_iommu_activate_guest_mode(data, cpu)); + else + WARN_ON_ONCE(amd_iommu_deactivate_guest_mode(data)); + } } =20 -static void __avic_vcpu_load(struct kvm_vcpu *vcpu, int cpu) +static void __avic_vcpu_load(struct kvm_vcpu *vcpu, int cpu, + enum avic_vcpu_action action) { struct kvm_svm *kvm_svm =3D to_kvm_svm(vcpu->kvm); int h_physical_id =3D kvm_cpu_get_apicid(cpu); @@ -873,7 +903,7 @@ static void __avic_vcpu_load(struct kvm_vcpu *vcpu, int= cpu) =20 WRITE_ONCE(kvm_svm->avic_physical_id_table[vcpu->vcpu_id], entry); =20 - avic_update_iommu_vcpu_affinity(vcpu, h_physical_id); + avic_update_iommu_vcpu_affinity(vcpu, h_physical_id, action); =20 spin_unlock_irqrestore(&svm->ir_list_lock, flags); } @@ -890,10 +920,10 @@ void avic_vcpu_load(struct kvm_vcpu *vcpu, int cpu) if (kvm_vcpu_is_blocking(vcpu)) return; =20 - __avic_vcpu_load(vcpu, cpu); + __avic_vcpu_load(vcpu, cpu, AVIC_START_RUNNING); } =20 -static void __avic_vcpu_put(struct kvm_vcpu *vcpu) +static void __avic_vcpu_put(struct kvm_vcpu *vcpu, enum avic_vcpu_action a= ction) { struct kvm_svm *kvm_svm =3D to_kvm_svm(vcpu->kvm); struct vcpu_svm *svm =3D to_svm(vcpu); @@ -915,7 +945,7 @@ static void __avic_vcpu_put(struct kvm_vcpu *vcpu) */ spin_lock_irqsave(&svm->ir_list_lock, flags); =20 - avic_update_iommu_vcpu_affinity(vcpu, -1); + avic_update_iommu_vcpu_affinity(vcpu, -1, action); =20 entry &=3D ~AVIC_PHYSICAL_ID_ENTRY_IS_RUNNING_MASK; svm->avic_physical_id_entry =3D entry; @@ -941,7 +971,7 @@ void avic_vcpu_put(struct kvm_vcpu *vcpu) if (!(entry & AVIC_PHYSICAL_ID_ENTRY_IS_RUNNING_MASK)) return; =20 - __avic_vcpu_put(vcpu); + __avic_vcpu_put(vcpu, AVIC_STOP_RUNNING); } =20 void avic_refresh_virtual_apic_mode(struct kvm_vcpu *vcpu) @@ -970,41 +1000,18 @@ void avic_refresh_virtual_apic_mode(struct kvm_vcpu = *vcpu) =20 void avic_refresh_apicv_exec_ctrl(struct kvm_vcpu *vcpu) { - bool activated =3D kvm_vcpu_apicv_active(vcpu); - int apic_id =3D kvm_cpu_get_apicid(vcpu->cpu); - struct vcpu_svm *svm =3D to_svm(vcpu); - struct kvm_kernel_irqfd *irqfd; - unsigned long flags; - if (!enable_apicv) return; =20 + /* APICv should only be toggled on/off while the vCPU is running. */ + WARN_ON_ONCE(kvm_vcpu_is_blocking(vcpu)); + avic_refresh_virtual_apic_mode(vcpu); =20 - if (activated) - __avic_vcpu_load(vcpu, vcpu->cpu); + if (kvm_vcpu_apicv_active(vcpu)) + __avic_vcpu_load(vcpu, vcpu->cpu, AVIC_ACTIVATE); else - __avic_vcpu_put(vcpu); - - /* - * Here, we go through the per-vcpu ir_list to update all existing - * interrupt remapping table entry targeting this vcpu. - */ - spin_lock_irqsave(&svm->ir_list_lock, flags); - - if (list_empty(&svm->ir_list)) - goto out; - - list_for_each_entry(irqfd, &svm->ir_list, vcpu_list) { - void *data =3D irqfd->irq_bypass_data; - - if (activated) - WARN_ON_ONCE(amd_iommu_activate_guest_mode(data, apic_id)); - else - WARN_ON_ONCE(amd_iommu_deactivate_guest_mode(data)); - } -out: - spin_unlock_irqrestore(&svm->ir_list_lock, flags); + __avic_vcpu_put(vcpu, AVIC_DEACTIVATE); } =20 void avic_vcpu_blocking(struct kvm_vcpu *vcpu) @@ -1030,7 +1037,7 @@ void avic_vcpu_blocking(struct kvm_vcpu *vcpu) * CPU and cause noisy neighbor problems if the VM is sending interrupts * to the vCPU while it's scheduled out. */ - avic_vcpu_put(vcpu); + __avic_vcpu_put(vcpu, AVIC_STOP_RUNNING); } =20 void avic_vcpu_unblocking(struct kvm_vcpu *vcpu) --=20 2.50.0.rc1.591.g9c95f17f64-goog