From nobody Sat Oct 11 04:24:48 2025 Received: from mail-ej1-f48.google.com (mail-ej1-f48.google.com [209.85.218.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AFF5A260575 for ; Wed, 11 Jun 2025 11:30:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749641450; cv=none; b=ASJdyAU+H5xNiumAn0N71wRC6sYW84xRX7xTaZnoiK+OtnoHk3Nkl6rIyPZptPHzUHFa4k2tCvSzQsiUXg1wE3Mw6KykIOyJr3xCP0iDsu/n9Pfn6VYlKeLpxEg1I01J7B17AmkCqIgnduZmvvBszkYedP6tBL2VNakcDJq0z/Y= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749641450; c=relaxed/simple; bh=d44pp7bg/0wIIq7z05oaUJ9/FrNJIkkgaZmZ8zOXO7Q=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Ettd7AUJXUn+LVSNvqnyThAxinp/bTDg8f8tPm9fgVzy22cdiosUB6MAS3NKfGD0eoc6t36Vqt7r80l1foQoxMxGbc5OSniD7n5LNJG41fEuv3LCO8h1zsEAUQIzNe7A989a/anbkIQwQBZirUjtlLqv6jzpDkNteuMXyz3TmSI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=QnLMCqXE; arc=none smtp.client-ip=209.85.218.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="QnLMCqXE" Received: by mail-ej1-f48.google.com with SMTP id a640c23a62f3a-ad891bb0957so1077658866b.3 for ; Wed, 11 Jun 2025 04:30:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1749641447; x=1750246247; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=NQfQJcrMsIo+AcLVVU2Iyqzi23qikxIRv3R2G7M+wXs=; b=QnLMCqXEVo2UxHUNIhBxDhfXy0C/vxPAB4tI9WR3oNTx+H9JO53A98kUYnNIxbbFIU a3j+CNjdABQ67jM8Q8EhquGvvedd0adPB4erPrKFthKXrBciwe9NON4juUFTTTbYOdzM lUeZEn4YkbvJpLP0ClkliKuK114jd1qJmD7RadRJm/nz006gvayss6CiTZVr2/0Q9gXI yOi2XV1uheptzztq9en10qIZ+waqQKbgoK5U2mqhVHSwYosdwt/Fiv1fVUg/681wtR/6 0iylqkKsZV8TPSM6YAlxBWR44m/JBi+pYshe6MQ/BcC64BCZFUVOD7AsMrVItkKK08rk juvQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1749641447; x=1750246247; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=NQfQJcrMsIo+AcLVVU2Iyqzi23qikxIRv3R2G7M+wXs=; b=KRiHJTUhkW7fX9kJCXtEsh7jaGo02ML07vB+lIkd/jidsKudnqYFJX0DQEjxY536Kq WK61hsWtwcaDYHxgomj+4zCyBkfYYOw8wB0IIGE1GEd8tpu8h5ZFORJYXafyqElkwBkC Tcdn1kwXolIaRoCuVohB+TUz2Ag3kj+oLSwT0hLpJwHY+uPgBhJiMaGhMg9gfl6YIQqj eI/17zSzhroUVMRkjldsG+sXPIyisp3E1O0mJ6viWGOakoNzc2ImbG0M4arDqeG+JOUs Nkr9NYUlwZYSrXsR/2ayweSyqNxVN9kILreORCcaM5gotBvy+hATqk3XWUub6LGJq/6D ldgQ== X-Forwarded-Encrypted: i=1; AJvYcCUkgBJirdSQK75G6Y26fwuajU8kdxKWi92LgINFj44H5zLfURqV44J/2oaD991GGxg/LV7D6HKePxylyBA=@vger.kernel.org X-Gm-Message-State: AOJu0YxIMB+fWv/inU6xlBi7pMKp+YbSEK3xACVOcTQsocub4VQT3kJR g2bW1iRyHixcB+D0Z1xys3P0U5eEvf/1l+O3CVLAmmYOHiVCdSpsGc6j X-Gm-Gg: ASbGncsl95oTbbbasRHWoYVySarawQgNzt2/lnOWrWRMHG4lAmjGFFLRp6xGqKJGoLx a4S9vEtPEbicOtII2StzZ54Q/TtrPm7zdiMwL4xBfMtmzLHFqc/XMlH4fLUK5fQHD9w4zT4nuQ4 Q66c+dJxUZqrEQjCwY6ctv6oTgKP37om5u7TU8RhRaBNhY3TIBBx5dsvKPAoND+Ext1qZCFpzBk hRNGupYszKWRnYk0iy7EFbRFfsH5MVViLPRnCAp+kthc+/1s7bUDCjnCNcDRxgwaYs3ntMq4xeq 17Rwmd8+qvkDSUqAVQMTV5n+nk/kjFaQj8wKIhks2tDUtl/Bik5BzS31PtA/ffJdACzMlHFgyNR d6V68jKDamWNR X-Google-Smtp-Source: AGHT+IGVqkQpav6AZSynPjDi3ON2pt10KMqrRL4+tubqyTgnNrFEDCDzjnWQHjGEmF5zvnhCcbKh1A== X-Received: by 2002:a17:907:3d0b:b0:ad5:27b6:7fd1 with SMTP id a640c23a62f3a-ade89462d04mr271757066b.17.1749641446545; Wed, 11 Jun 2025 04:30:46 -0700 (PDT) Received: from wslxew242.. (11-127.static.abakusbp.net. [46.17.127.11]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ade1db55d6csm870519066b.72.2025.06.11.04.30.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 11 Jun 2025 04:30:46 -0700 (PDT) From: =?UTF-8?q?Goran=20Ra=C4=91enovi=C4=87?= To: Cc: =?UTF-8?q?Goran=20Ra=C4=91enovi=C4=87?= , linux-kernel@vger.kernel.org Subject: [PATCH v2 1/3] MAINTAINERS: Add i.MX8MP Ultra-MACH SBC to ULTRATRONIK BOARD SUPPORT Date: Wed, 11 Jun 2025 13:30:36 +0200 Message-ID: <20250611113039.304742-2-goran.radni@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250611113039.304742-1-goran.radni@gmail.com> References: <20250611113039.304742-1-goran.radni@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable The i.MX8MP-based Ultra-MACH SBC is supported by Ultratronik, and its device tree has been added under arch/arm64/boot/dts/freescale/. To ensure proper maintainer coverage and notification of relevant changes, add the imx8mp-ultra-mach-sbc.dts file to the existing ULTRATRONIK BOARD SUPPORT section. This follows the established pattern already used for the STM32MP157C- based Ultra-FLY SBC. Signed-off-by: Goran Ra=C4=91enovi=C4=87 --- MAINTAINERS | 1 + 1 file changed, 1 insertion(+) diff --git a/MAINTAINERS b/MAINTAINERS index 75da23034e18..d830e6709c82 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -25281,6 +25281,7 @@ M: Goran Ra=C4=91enovi=C4=87 M: B=C3=B6rge Str=C3=BCmpfel S: Maintained F: arch/arm/boot/dts/st/stm32mp157c-ultra-fly-sbc.dts +F: arch/arm64/boot/dts/freescale/imx8mp-ultra-mach-sbc.dts =20 UNICODE SUBSYSTEM M: Gabriel Krisman Bertazi --=20 2.43.0 From nobody Sat Oct 11 04:24:48 2025 Received: from mail-ed1-f54.google.com (mail-ed1-f54.google.com [209.85.208.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 45CF12609F6; Wed, 11 Jun 2025 11:30:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749641451; cv=none; b=Hxjbc5+NSL8HTNZ1y82k66YRZBRTIrPZsdOZ+onl+RN4a9XkotVI16+Tosw2m3ZoMdKHp+tyvrSi2jReBvU3s/vm9e6xHS0YaFrGVxquIE96Tr62N3noPgqoqUSPRyLmqRDA8zXA6K+2Ltt3v2n7zlTWnh/fuSuxt9VfdoMm9gs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749641451; c=relaxed/simple; bh=idnwyYFhoimtyQHkUQAw8SmYW3F+yML4b+6yEPboSUw=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=bxmAcaOLPNAUheAFb6ltxwvDudjoWiIzoOhRuNener3PhXeC3g2cclBWzU0TySTf9o4XlfVtFA1gtgqHTJ20B7/GUnlyQ7aNnXDTG43tUUh+qUUyoeOiFX0gy5ym7OPawRk3gH3tZ99Pc+ZcQnSCrH8ukOFcScrvBIrD/SBKF/o= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=m0C1pT9K; arc=none smtp.client-ip=209.85.208.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="m0C1pT9K" Received: by mail-ed1-f54.google.com with SMTP id 4fb4d7f45d1cf-60789b450ceso8555460a12.2; Wed, 11 Jun 2025 04:30:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1749641448; x=1750246248; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=g8JajeanvUAkDrLUvYe0Ljz6fce8jXRt7jLNCFi5jkg=; b=m0C1pT9KSLDDVrjxMzv3dyEB63iWgYbgtmEwCaBiiD7b9Ub/Qey4MvpT5fcjwDDbzo i8xxK0qkMa8YzTbE3kfYyD2Aj5w5WXYktrjz/mfhOdCtZIwDzXCBFIQnTG/e2BNWsvhE QtCMV/IG5Lk6qnw8K5rrIAWFvt4RTx0Km4zYS4n5OqoARwOrQ2htRZi5+DzEP6p9A9fW 6iOqrCl1kV0OGl/lVir5HRK14LBBoIIzkMYKHb9M4MqKR4viNdv6cFGHHcZzqMDJOxLM ST9gc4W5c+75/ZUVInD8x6fNs0Wa7mdxHT58HH666ife6Etm4k0RjCNjmZ+XPxv4TXqD ltMQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1749641448; x=1750246248; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=g8JajeanvUAkDrLUvYe0Ljz6fce8jXRt7jLNCFi5jkg=; b=no8sUJydEx64KyPomvC2edn/KFlwb5FrHhIVEXjxeFOXUmtRrXrAJjrTP1x7cPb6yz gLZG4zLbLoqrvZq+Ui6bG/OlP4xGESAITdwAjPz6QuMa4q9qPYAx770zNvxIz0OJK8qw 0urMbcB/gKHIyeOp7aCPlKz1ZupUDFgAZuyA4Q+LeDfNO8IfWwuS5SP9ji4KA/VUzyk3 Lg09s8HBl4eMDIyxgKLICl61avZePXrENHvUsRz5JTDGggI06sFVbjkOnCqjloYnIqfM bTqbDFkOr4eVtQMKMO8Pt+dZ9N/X44ZJvKgwASD4L36Qb/9MQAEXKcnYpX25bixQjpIW 0i5Q== X-Forwarded-Encrypted: i=1; AJvYcCUpxVqX395pL4yFEOqOJFm12ATFvXlYdvBxrF/XTt1ihdxHo6Wgt2eLfw6RIqLaZY0Zb3mGNUIZXurQgzhA@vger.kernel.org, AJvYcCVfhGHYyE2hfXx7/CRtKJOe5GLvsBgF6cUP8TfpqRwMuVoIX2F81mYR19vPGF24FSgrR4K5NhSIjLEV@vger.kernel.org X-Gm-Message-State: AOJu0Yy6xkUF4GUmh4sFbDMQmYVI5/ztdypB6zz/xPgwrbrlQu/33ohm P3dGkmX1kC1DhQgseR2fr1oxJjiSAkkQIq6b+FXe+IRTPZYd4UXUtBJC X-Gm-Gg: ASbGncteRjmw673zl3wCl+vDG8kz04VST3wQgW06inTnmcxgalEoTJJLZh/Ryvtlk5v e+u2ptqrSz+kJXN29EZDhswOYDX9E+SlGHYZ4UCaiYPj6xe1f6Ua8zwaU7ub+d7XuIP7yT7nugL SxEkl9OoUJd50aw3zPDHFvSb4LBQmYUXj6k1mMFSRji+6YdoFmpA6+JLPRbfsfQc43JeHuYfVY+ BSkYCAzcg5Uuyz8uGaDk0vV198PALmItnSRWLwBAjSUCR993FtQMwQvGF65nMSTtJSBx64lhlyB N99KDB+GfoM9e0i4v5GxBfK8SQn0jFkEcCcSDwZmouwICt+nOFumeWTXiZJ4COY99hnOQNuN6HA C08IdzmyzM4D/ X-Google-Smtp-Source: AGHT+IFxfIxOdynB0qYZNhwGje7TZRLlSluzwd7nQZ4H8ig5mFMMD1kedPZ9gHs3I3KO3A1Ax8ptjw== X-Received: by 2002:a17:907:808:b0:ad8:a512:a9f6 with SMTP id a640c23a62f3a-ade8c5f86a5mr233515466b.4.1749641448286; Wed, 11 Jun 2025 04:30:48 -0700 (PDT) Received: from wslxew242.. (11-127.static.abakusbp.net. [46.17.127.11]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ade1db55d6csm870519066b.72.2025.06.11.04.30.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 11 Jun 2025 04:30:47 -0700 (PDT) From: =?UTF-8?q?Goran=20Ra=C4=91enovi=C4=87?= To: boerge.struempfel@gmail.com, Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo Cc: =?UTF-8?q?Goran=20Ra=C4=91enovi=C4=87?= , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 2/3] dt-bindings: arm: imx8mp: Add Ultratronik Ultra-MACH SBC Date: Wed, 11 Jun 2025 13:30:37 +0200 Message-ID: <20250611113039.304742-3-goran.radni@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250611113039.304742-1-goran.radni@gmail.com> References: <20250611113039.304742-1-goran.radni@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Document the Ultratronik Ultra-MACH SBC, based on the NXP i.MX8MP SoC. This board is manufactured by Ultratronik GmbH and uses the compatible string "ux,imx8mp-ultra-mach-sbc". Signed-off-by: Goran Ra=C4=91enovi=C4=87 --- Documentation/devicetree/bindings/arm/fsl.yaml | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/fsl.yaml b/Documentation= /devicetree/bindings/arm/fsl.yaml index d3b5e6923e41..132a6f39b59a 100644 --- a/Documentation/devicetree/bindings/arm/fsl.yaml +++ b/Documentation/devicetree/bindings/arm/fsl.yaml @@ -1232,6 +1232,12 @@ properties: - const: tq,imx8mp-tqma8mpql # TQ-Systems GmbH i.MX8M= P TQMa8MPQL SOM - const: fsl,imx8mp =20 + - description: Ultratronik SBC i.MX8MP based boards + items: + - enum: + - const: ultratronik,imx8mp-ultra-mach-sbc + - const: fsl,imx8mp + - description: Variscite VAR-SOM-MX8M Plus based boards items: - const: variscite,var-som-mx8mp-symphony --=20 2.43.0 From nobody Sat Oct 11 04:24:48 2025 Received: from mail-ej1-f48.google.com (mail-ej1-f48.google.com [209.85.218.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1FA5926E706; Wed, 11 Jun 2025 11:30:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749641455; cv=none; b=fTRCsPSqwmJAOtJueOx5cqJgG5xCkbwsls9HYa+5Ah+MpJpqb2ahVN5zZ+gd+RYOfgPnux5aRYH1yUML3SsjbUXpLgMFoJkJikmtTRgvLLVPT+txL0fpDZz/qoQtw13ltODCL/dpwxxNiJfToEgL1gEEKDxaU1hWlrCKAxKVFPk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749641455; c=relaxed/simple; bh=nQSooKykH/7X1HcoGf06Rqch1pt9G5NzXWiAOvuqciM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=q2JYio0mvB7Xoxb/Snl9rySve8NQE4Lh0Yqm8Bm1cL/jKgiv1d26dgqiFSteeZigRxNWnL1ZrGJsD/JCxlhqrjBxw/fl/AWYNDDlw3zG7HiHIFIXPdhrm7LadoY0PV1ugEJrBS5YsCKmnitUDhIAxF5X8Ee5qp13Z9lb9yPg5iE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=mdBTmE5e; arc=none smtp.client-ip=209.85.218.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="mdBTmE5e" Received: by mail-ej1-f48.google.com with SMTP id a640c23a62f3a-ade76b8356cso425651466b.2; Wed, 11 Jun 2025 04:30:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1749641451; x=1750246251; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=bR9kUdL70qG6z7Fv1y4zOnFD+m/1MItMyz9aCz4qElE=; b=mdBTmE5ecy/Wv2US6lRs8OpFzcizXiAakZ9fgSKx/XacidwW1Wh4kyZf6MIZ/hutbY mbYljPwQ+iYucPKLCfmMxTfN57rrQHQcY7ejlPU8sraryluCofh89DeWwpbfXP9Mcylv ynUNlz5V0dzRR8hq+fm5NvoMHgIHXdXZfYgEoAKk10MWXBggBeous0STW3M0bpFmpj6v Gvn1+tMd8tNCkXdD/0QAuOOFagVLh6bXZ/K8e5fIisld51GsnKCyyVMNM17yp+hISEPi JB/EG3vECP230ZyIJM/mwcXTFJwDS1QSUZ0FEdXL/c3Xq/Cnmwi2hn+2ncPpInF7/rxc rTCw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1749641451; x=1750246251; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=bR9kUdL70qG6z7Fv1y4zOnFD+m/1MItMyz9aCz4qElE=; b=dZFLp5uPtxxsZ1LuyY6teVt0adu+IYlBxBNNlxNgbOwTG0nK7sFAyOe3X+lB+pLwJm GwPidNgYKuQ2rSBX9fhfmn+vBUSgJCEFDg3LDTTjjQMCnv4unUCrXP98tpexE6bhBjnT FiPuPtQLkl6qIRzrgO3byGE7jHNYZpSIWelXlbiAS4K/MsfaPDeDIKTPyh4amDEwQBoS hxdK69Ai9oUS+DY5aSAYmdu156b8bcUaaECpHuT3T1KLHEy6iupMWjWmC2G1ozvTRvG8 Cl8ygsctae5b/qW5xh91qC5Y276gARKhFYGcLGvS34RzFh3nYbFAZor9iLqkqp8iT0v0 Jk7w== X-Forwarded-Encrypted: i=1; AJvYcCWxNY1rR2cU2ghXO9F6x0aCOKcRAn/2xq8kedDf/MQzEmEM1KAZWZhkDA//bH6Y987XFeMPbpK6o/N4@vger.kernel.org, AJvYcCXUAzQMgZm+9AdN24aV7FWgob9Dr7iWGp4UxgxvSnfhNwQ2zllWDCDhLTlRy+i66OaPUXYH8i/caHJBZd6q@vger.kernel.org X-Gm-Message-State: AOJu0YztOiI7lPUAtWyEiSh3NI09lvDhNE1T673he6kONPkBiTSxKXYb 3lYOgnWvgwyNF8NQBaSc6GMp72MEK4ADxoTArLrMcTbV8JdGGN2mwlHp X-Gm-Gg: ASbGncs+F7Wv1mYIugV4ZojgS54OE1oUk2/OvHbicmg3mJjkDWwTGaQkA32s+x+VNLk ccwM7VQ3sDC2mT/D6FfZdVtuOw9pOQV+3dxuwWzq/ZLWpWD3Ls33c0gDSrcB3rfDpQBrJO3VbgW Lhbp0yuzlxo+MDi4erkXODhnyyJ0189pUX6NIvrBKfBc0ZUd81t4rZvhPBxAmAyd4aMfqrTkm2t lAFMadGl9sjBr7TcrOgAU1zVGK/cEVRB6GKXKTR0hh4KAgM76pJBjkq5Ph30bYiDaMyM1rua96z gdH2JCawn/DGtjrWkwiBrJBxT+jIw84ER+tj2869SR3aik7vHa01xKZxvyoxGz2eG0GBvr06wUT XWTUWmTUhfZo8 X-Google-Smtp-Source: AGHT+IE8NRTXKdnuFIjJ8ycpq2doeaSIbNa+MUzZVfJLavoAThsAYV3k7W85sdB7IdVJFWpuqc3i9g== X-Received: by 2002:a17:907:9454:b0:ad8:9ff4:c047 with SMTP id a640c23a62f3a-ade8c8bce8fmr227383066b.35.1749641451041; Wed, 11 Jun 2025 04:30:51 -0700 (PDT) Received: from wslxew242.. (11-127.static.abakusbp.net. [46.17.127.11]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ade1db55d6csm870519066b.72.2025.06.11.04.30.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 11 Jun 2025 04:30:50 -0700 (PDT) From: =?UTF-8?q?Goran=20Ra=C4=91enovi=C4=87?= To: boerge.struempfel@gmail.com, Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Rob Herring , Krzysztof Kozlowski , Conor Dooley , =?UTF-8?q?Goran=20Ra=C4=91enovi=C4=87?= Cc: imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 3/3] arm64: dts: imx8mp: Add initial support for Ultratronik imx8mp-ultra-mach-sbc board Date: Wed, 11 Jun 2025 13:30:38 +0200 Message-ID: <20250611113039.304742-4-goran.radni@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250611113039.304742-1-goran.radni@gmail.com> References: <20250611113039.304742-1-goran.radni@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Add initial device tree support for the Ultratronik Ultra-MACH SBC based on the NXP i.MX8M Plus SoC with 2GB LPDDR4. The board features: - 1 x USB 2.0 Host - 1 x USB 2.0 via USB-C - Debug UART + 1 x UART + 1 x USART - SD card and eMMC support - 2 x Ethernet (RJ45) - HDMI This initial DTS enables basic board support for booting via SD card or eMMC. Signed-off-by: Goran Ra=C4=91enovi=C4=87 --- arch/arm64/boot/dts/freescale/Makefile | 1 + .../dts/freescale/imx8mp-ultra-mach-sbc.dts | 909 ++++++++++++++++++ 2 files changed, 910 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-ultra-mach-sbc.dts diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/f= reescale/Makefile index 0b473a23d120..e2f2500238fe 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -229,6 +229,7 @@ dtb-$(CONFIG_ARCH_MXC) +=3D imx8mp-skov-revc-tian-g0701= 7.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx8mp-toradex-smarc-dev.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx8mp-tqma8mpql-mba8mpxl.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx8mp-tqma8mpql-mba8mp-ras314.dtb +dtb-$(CONFIG_ARCH_MXC) +=3D imx8mp-ultra-mach-sbc.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx8mp-var-som-symphony.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx8mp-venice-gw71xx-2x.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx8mp-venice-gw72xx-2x.dtb diff --git a/arch/arm64/boot/dts/freescale/imx8mp-ultra-mach-sbc.dts b/arch= /arm64/boot/dts/freescale/imx8mp-ultra-mach-sbc.dts new file mode 100644 index 000000000000..cb99145a4308 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mp-ultra-mach-sbc.dts @@ -0,0 +1,909 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (C) 2025 Ultratronik + */ + +/dts-v1/; + +#include +#include "imx8mp.dtsi" + +/ { + model =3D "NXP i.MX8MPlus Ultratronik MMI_A53 board"; + compatible =3D "ultratronik,imx8mp-ultra-mach-sbc", "fsl,imx8mp"; + + aliases { + ethernet0 =3D &fec; + ethernet1 =3D &eqos; + rtc0 =3D &hwrtc; + rtc1 =3D &snvs_rtc; + }; + + chosen { + stdout-path =3D &uart2; + }; + + gpio-sbu-mux { + compatible =3D "nxp,cbdtu02043", "gpio-sbu-mux"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_sbu_mux>; + select-gpios =3D <&gpio4 20 GPIO_ACTIVE_HIGH>; + enable-gpios =3D <&gpio2 20 GPIO_ACTIVE_HIGH>; + orientation-switch; + + port { + usb3_data_ss: endpoint { + remote-endpoint =3D <&typec_con_ss>; + }; + }; + }; + + gpio-keys { + compatible =3D "gpio-keys"; + + button-0 { + gpios =3D <&gpio4 27 GPIO_ACTIVE_LOW>; /* Wakeup */ + label =3D "Wakeup"; + linux,code =3D ; + pinctrl-0 =3D <&pinctrl_gpio_key_wakeup>; + pinctrl-names =3D "default"; + wakeup-source; + }; + }; + + leds { + compatible =3D "gpio-leds"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_gpio_leds>; + + led1 { + label =3D "red"; + gpios =3D <&gpio4 24 GPIO_ACTIVE_HIGH>; + default-state =3D "off"; + }; + + led2 { + label =3D "green"; + gpios =3D <&gpio4 25 GPIO_ACTIVE_HIGH>; + default-state =3D "off"; + }; + + led3 { + label =3D "yellow"; + gpios =3D <&gpio4 26 GPIO_ACTIVE_HIGH>; + default-state =3D "off"; + }; + }; + + reg_usba_vbus: regulator-usba-vbus { + compatible =3D "regulator-fixed"; + regulator-name =3D "usb-A-vbus"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + gpio =3D <&gpio1 12 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-names=3D"default"; + pinctrl-0 =3D <&pinctrl_usb1>; + }; + + reg_usdhc2_vmmc: regulator-usdhc2 { + compatible =3D "regulator-fixed"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_reg_usdhc2_vmmc>; + regulator-name =3D "VSD_3V3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + gpio =3D <&gpio2 19 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; +}; + +&A53_0 { + cpu-supply =3D <&buck2>; +}; + +&A53_1 { + cpu-supply =3D <&buck2>; +}; + +&A53_2 { + cpu-supply =3D <&buck2>; +}; + +&A53_3 { + cpu-supply =3D <&buck2>; +}; + +&ecspi1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_ecspi1 &pinctrl_ecspi1_cs>; + cs-gpios =3D <&gpio5 9 GPIO_ACTIVE_LOW>; + status =3D "okay"; + + slb9670: tpm@0 { + compatible =3D "infineon,slb9670", "tcg,tpm_tis-spi"; + reg =3D <0>; + spi-max-frequency =3D <32000000>; + status =3D "okay"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_slb9670>; + interrupt-parent =3D <&gpio1>; + interrupts =3D <0 IRQ_TYPE_LEVEL_LOW>; + }; +}; + +&ecspi2 { + #address-cells =3D <1>; + #size-cells =3D <0>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_ecspi2 &pinctrl_ecspi2_cs>; + cs-gpios =3D <&gpio5 13 GPIO_ACTIVE_LOW>, + <&gpio1 8 GPIO_ACTIVE_LOW>, + <&gpio1 9 GPIO_ACTIVE_LOW>; + status =3D "okay"; + + nfc_transceiver@1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_nfc>; + reg =3D <1>; + compatible =3D "st,st95hf"; + spi-max-frequency =3D <100000>; + interrupt-parent =3D <&gpio1>; + interrupts =3D <7 IRQ_TYPE_EDGE_FALLING>; + enable-gpio =3D <&gpio1 6 GPIO_ACTIVE_HIGH>; + status =3D "okay"; + }; +}; + +&eqos { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_eqos>; + phy-mode =3D "rgmii-id"; + phy-handle =3D <ðphy0>; + status =3D "okay"; + + mdio { + compatible =3D "snps,dwmac-mdio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + ethphy0: ethernet-phy@1 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <0x1>; + interrupt-parent =3D <&gpio4>; + interrupts =3D <18 IRQ_TYPE_LEVEL_LOW>; + }; + }; +}; + +&fec { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_fec>; + phy-mode =3D "rgmii-id"; + phy-handle =3D <ðphy1>; + fsl,magic-packet; + status =3D "okay"; + + mdio { + #address-cells =3D <1>; + #size-cells =3D <0>; + + ethphy1: ethernet-phy@2 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <0x2>; + interrupt-parent =3D <&gpio4>; + interrupts =3D <1 IRQ_TYPE_LEVEL_LOW>; + }; + }; +}; + +&flexcan1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_flexcan1>; + status =3D "okay"; +}; + +&gpio1 { + gpio-line-names =3D + "#TPM_IRQ", "GPIO1", "", "#PMIC_INT", + "SD2_VSEL", "#TOUCH_IRQ", "#NFC_INT_I", "#NFC_INT", + "#SPI2_CS2", "#SPI2_CS3", "#RTS4", "", + "USB_PWR", "GPIO2", "GPIO3", ""; +}; + +&gpio2 { + gpio-line-names =3D + "", "", "", "", "", "", "", "", + "", "", "", "", "#SD2_CD", "", "", "", + "", "", "", "", "#USB-C_EN", "", "", "", + "", "", "", "", "", "", "", ""; +}; + +&gpio3 { + gpio-line-names =3D + "", "", "", "", "", "", "", "", + "", "", "", "", "", "", "", "", + "", "", "", "", "", "", "DISP_POW", "GPIO4", + "#", "", "", "", "", "", "", ""; +}; + +&gpio4 { + gpio-line-names =3D + "BKL_POW", "#ETH1_INT", "#TPM_RES", "#PCAP_RES", + "", "", "", "", + "", "", "", "", "", "", "", "", + "", "", "#ETH0_INT", "#USB-C_ALERT", + "#USB-C_SEL", "", "", "", + "LED_RED", "LED_GREEN", "LED_YELLOW", "#WAKEUP", + "", "", "", ""; +}; + +&gpio5 { + gpio-line-names =3D + "", "", "", "", "", "", "", "", + "", "#SPI1_CS", "", "", "", "#SPI2_CS1", "", "", + "", "", "", "", "ENA_KAM", "ENA_LED", "", "", + "", "", "", "", "", "", "", ""; +}; + +&hdmi_pvi { + status =3D "okay"; +}; + +&hdmi_tx { + ddc-i2c-bus =3D <&i2c5>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_hdmi>; + status =3D "okay"; +}; + +&hdmi_tx_phy { + status =3D "okay"; +}; + +&i2c1 { + clock-frequency =3D <100000>; + pinctrl-names =3D "default", "gpio"; + pinctrl-0 =3D <&pinctrl_i2c1>; + pinctrl-1 =3D <&pinctrl_i2c1_gpio>; + scl-gpios =3D <&gpio5 14 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + sda-gpios =3D <&gpio5 15 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + status =3D "okay"; + + pmic@25 { + reg =3D <0x25>; + compatible =3D "nxp,pca9450c"; + /* PMIC PCA9450 PMIC_nINT GPIO1_IO3 */ + pinctrl-0 =3D <&pinctrl_pmic>; + interrupt-parent =3D <&gpio1>; + interrupts =3D <3 GPIO_ACTIVE_LOW>; + + /* + * i.MX 8M Plus Data Sheet for Consumer Products + * 3.1.4 Operating ranges + * MIMX8ML8DVNLZAB + */ + regulators { + buck1: BUCK1 { /* VDD_SOC (dual-phase with BUCK3) */ + regulator-min-microvolt =3D <850000>; + regulator-max-microvolt =3D <1050000>; + regulator-always-on; + regulator-boot-on; + regulator-ramp-delay =3D <3125>; + }; + + buck2: BUCK2 { /* VDD_ARM */ + regulator-min-microvolt =3D <850000>; + regulator-max-microvolt =3D <1000000>; + regulator-always-on; + regulator-boot-on; + regulator-ramp-delay =3D <3125>; + nxp,dvs-run-voltage =3D <950000>; + nxp,dvs-standby-voltage =3D <850000>; + }; + + buck4: BUCK4 { /* +3V3 */ + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-always-on; + regulator-boot-on; + }; + + buck5: BUCK5 { /* +1V8 */ + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-always-on; + regulator-boot-on; + }; + + buck6: BUCK6 { /* DRAM_1V1 */ + regulator-min-microvolt =3D <1100000>; + regulator-max-microvolt =3D <1100000>; + regulator-always-on; + regulator-boot-on; + }; + + ldo1: LDO1 { /* NVCC_SNVS_1V8 */ + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-always-on; + regulator-boot-on; + }; + + ldo3: LDO3 { /* VDDA_1P8 */ + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-always-on; + regulator-boot-on; + }; + + ldo4: LDO4 { /* ENET_2V5 */ + regulator-min-microvolt =3D <2500000>; + regulator-max-microvolt =3D <2500000>; + regulator-always-on; + regulator-boot-on; + }; + + ldo5: LDO5 { /* NVCC_SD2 */ + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <3300000>; + regulator-always-on; + regulator-boot-on; + }; + }; + }; + + crypto@35 { + compatible =3D "atmel,atecc508a"; + reg =3D <0x35>; + }; + + eeprom@50 { + compatible =3D "atmel,24c16"; + reg =3D <0x50>; + pagesize =3D <16>; + }; +}; + +&i2c2 { + clock-frequency =3D <100000>; + pinctrl-names =3D "default", "gpio"; + pinctrl-0 =3D <&pinctrl_i2c2>; + pinctrl-1 =3D <&pinctrl_i2c2_gpio>; + scl-gpios =3D <&gpio5 16 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + sda-gpios =3D <&gpio5 17 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + status =3D "okay"; + + hwrtc: rtc@32 { + compatible =3D "epson,rx8900"; + reg =3D <0x32>; + epson,vdet-disable; + trickle-diode-disable; + }; + + tcpc@52 { + compatible =3D "nxp,ptn5110", "tcpci"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_ptn5110>; + reg =3D <0x52>; + interrupt-parent =3D <&gpio4>; + interrupts =3D <19 IRQ_TYPE_LEVEL_LOW>; + + usb_con: connector { + compatible =3D "usb-c-connector"; + label =3D "USB-C"; + power-role =3D "dual"; + data-role =3D "dual"; + try-power-role =3D "sink"; + source-pdos =3D ; + sink-pdos =3D ; + op-sink-microwatt =3D <15000000>; + self-powered; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + typec_dr_sw: endpoint { + remote-endpoint =3D <&usb3_drd_sw>; + }; + }; + + port@1 { + reg =3D <1>; + typec_con_ss: endpoint { + remote-endpoint =3D <&usb3_data_ss>; + }; + }; + }; + }; + }; +}; + +&i2c3 { + clock-frequency =3D <100000>; + pinctrl-names =3D "default", "gpio"; + pinctrl-0 =3D <&pinctrl_i2c3>; + pinctrl-1 =3D <&pinctrl_i2c3_gpio>; + scl-gpios =3D <&gpio5 18 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + sda-gpios =3D <&gpio5 19 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + status =3D "okay"; +}; + +&i2c5 { /* HDMI EDID bus */ + clock-frequency =3D <100000>; + pinctrl-names =3D "default", "gpio"; + pinctrl-0 =3D <&pinctrl_i2c5>; + pinctrl-1 =3D <&pinctrl_i2c5_gpio>; + scl-gpios =3D <&gpio3 26 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + sda-gpios =3D <&gpio3 27 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + status =3D "okay"; +}; + +&lcdif3 { + status =3D "okay"; +}; + +&pwm1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_pwm1>; + status =3D "okay"; +}; + +&pwm2 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_pwm2>; + status =3D "okay"; +}; + +&snvs_pwrkey { + status =3D "okay"; +}; + +&uart2 { + /* system console */ + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_uart2>; + status =3D "okay"; +}; + +&uart3 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_uart3>; + status =3D "okay"; +}; + +&uart4 { + /* expansion port serial connection */ + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_uart4>; + status =3D "okay"; +}; + +&usb3_phy0 { + status =3D "okay"; +}; + +&usb3_0 { + status =3D "okay"; +}; + +&usb_dwc3_0 { + dr_mode =3D "otg"; + hnp-disable; + srp-disable; + adp-disable; + usb-role-switch; + status =3D "okay"; + + port { + usb3_drd_sw: endpoint { + remote-endpoint =3D <&typec_dr_sw>; + }; + }; +}; + +&usb3_phy1 { + vbus-supply =3D <®_usba_vbus>; + status =3D "okay"; +}; + +&usb3_1 { + status =3D "okay"; +}; + +&usb_dwc3_1 { + dr_mode =3D "host"; + status =3D "okay"; + snps,hsphy_interface =3D "utmi"; +}; + +&usdhc2 { + assigned-clocks =3D <&clk IMX8MP_CLK_USDHC2>; + assigned-clock-rates =3D <400000000>; + pinctrl-names =3D "default", "state_100mhz", "state_200mhz"; + pinctrl-0 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-1 =3D <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>; + pinctrl-2 =3D <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>; + cd-gpios =3D <&gpio2 12 GPIO_ACTIVE_LOW>; + bus-width =3D <4>; + vmmc-supply =3D <®_usdhc2_vmmc>; + vqmmc-supply =3D <&ldo5>; + status =3D "okay"; +}; + +&usdhc3 { + assigned-clocks =3D <&clk IMX8MP_CLK_USDHC3>; + assigned-clock-rates =3D <400000000>; + pinctrl-names =3D "default", "state_100mhz", "state_200mhz"; + pinctrl-0 =3D <&pinctrl_usdhc3>; + pinctrl-1 =3D <&pinctrl_usdhc3_100mhz>; + pinctrl-2 =3D <&pinctrl_usdhc3_200mhz>; + vmmc-supply =3D <&buck4>; + vqmmc-supply =3D <&buck5>; + bus-width =3D <8>; + no-sd; + no-sdio; + non-removable; + status =3D "okay"; +}; + +&wdog1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_wdog>; + fsl,ext-reset-output; + status =3D "okay"; +}; + +&iomuxc { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_hog>; + + pinctrl_ecspi1_cs: ecspi1-cs-grp { + fsl,pins =3D < + MX8MP_IOMUXC_ECSPI1_SS0__GPIO5_IO09 0x40 /* #SPI1_CS */ + >; + }; + + pinctrl_ecspi1: ecspi1-grp { + fsl,pins =3D < + MX8MP_IOMUXC_ECSPI1_SCLK__ECSPI1_SCLK 0x82 + MX8MP_IOMUXC_ECSPI1_MOSI__ECSPI1_MOSI 0x82 + MX8MP_IOMUXC_ECSPI1_MISO__ECSPI1_MISO 0x82 + >; + }; + + pinctrl_ecspi2_cs: ecspi2-cs-grp { + fsl,pins =3D < + MX8MP_IOMUXC_ECSPI2_SS0__GPIO5_IO13 0x40 /* #SPI2_CS */ + MX8MP_IOMUXC_GPIO1_IO08__GPIO1_IO08 0x40 /* #SPI2_CS2 */ + MX8MP_IOMUXC_GPIO1_IO09__GPIO1_IO09 0x40 /* #SPI2_CS3 */ + >; + }; + + pinctrl_ecspi2: ecspi2-grp { + fsl,pins =3D < + MX8MP_IOMUXC_ECSPI2_SCLK__ECSPI2_SCLK 0x82 + MX8MP_IOMUXC_ECSPI2_MOSI__ECSPI2_MOSI 0x82 + MX8MP_IOMUXC_ECSPI2_MISO__ECSPI2_MISO 0x82 + >; + }; + + pinctrl_eqos: eqos-grp { + fsl,pins =3D < + MX8MP_IOMUXC_ENET_MDC__ENET_QOS_MDC 0x0 + MX8MP_IOMUXC_ENET_MDIO__ENET_QOS_MDIO 0x0 + MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0 0x90 + MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1 0x90 + MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2 0x90 + MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3 0x90 + MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK 0x90 + MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL 0x90 + MX8MP_IOMUXC_ENET_TD0__ENET_QOS_RGMII_TD0 0x16 + MX8MP_IOMUXC_ENET_TD1__ENET_QOS_RGMII_TD1 0x16 + MX8MP_IOMUXC_ENET_TD2__ENET_QOS_RGMII_TD2 0x16 + MX8MP_IOMUXC_ENET_TD3__ENET_QOS_RGMII_TD3 0x16 + MX8MP_IOMUXC_ENET_TX_CTL__ENET_QOS_RGMII_TX_CTL 0x16 + MX8MP_IOMUXC_ENET_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK 0x16 + MX8MP_IOMUXC_SAI1_TXD6__GPIO4_IO18 0x10 /* #ETH0_INT */ + >; + }; + + pinctrl_fec: fec-grp { + fsl,pins =3D < + MX8MP_IOMUXC_SAI1_RXD2__ENET1_MDC 0x0 + MX8MP_IOMUXC_SAI1_RXD3__ENET1_MDIO 0x0 + MX8MP_IOMUXC_SAI1_RXD4__ENET1_RGMII_RD0 0x90 + MX8MP_IOMUXC_SAI1_RXD5__ENET1_RGMII_RD1 0x90 + MX8MP_IOMUXC_SAI1_RXD6__ENET1_RGMII_RD2 0x90 + MX8MP_IOMUXC_SAI1_RXD7__ENET1_RGMII_RD3 0x90 + MX8MP_IOMUXC_SAI1_TXC__ENET1_RGMII_RXC 0x90 + MX8MP_IOMUXC_SAI1_TXFS__ENET1_RGMII_RX_CTL 0x90 + MX8MP_IOMUXC_SAI1_TXD0__ENET1_RGMII_TD0 0x16 + MX8MP_IOMUXC_SAI1_TXD1__ENET1_RGMII_TD1 0x16 + MX8MP_IOMUXC_SAI1_TXD2__ENET1_RGMII_TD2 0x16 + MX8MP_IOMUXC_SAI1_TXD3__ENET1_RGMII_TD3 0x16 + MX8MP_IOMUXC_SAI1_TXD4__ENET1_RGMII_TX_CTL 0x16 + MX8MP_IOMUXC_SAI1_TXD5__ENET1_RGMII_TXC 0x16 + MX8MP_IOMUXC_SAI1_RXC__GPIO4_IO01 0x10 /* #ETH1_INT */ + >; + }; + + pinctrl_flexcan1: flexcan1-grp { + fsl,pins =3D < + MX8MP_IOMUXC_SPDIF_RX__CAN1_RX 0x154 + MX8MP_IOMUXC_SPDIF_TX__CAN1_TX 0x154 + >; + }; + + pinctrl_gpio_key_wakeup: gpio-key-wakeup-grp { + fsl,pins =3D < + MX8MP_IOMUXC_SAI2_MCLK__GPIO4_IO27 0x40 /* #WAKEUP */ + >; + }; + + pinctrl_gpio_leds: gpio-leds-grp { + fsl,pins =3D < + MX8MP_IOMUXC_SAI2_TXFS__GPIO4_IO24 0x40 /* LED_RED */ + MX8MP_IOMUXC_SAI2_TXC__GPIO4_IO25 0x40 /* LED_GREEN */ + MX8MP_IOMUXC_SAI2_TXD0__GPIO4_IO26 0x40 /* LED_YELLOW */ + >; + }; + + pinctrl_hdmi: hdmi-grp { + fsl,pins =3D < + MX8MP_IOMUXC_HDMI_CEC__HDMIMIX_HDMI_CEC 0x154 + MX8MP_IOMUXC_HDMI_HPD__HDMIMIX_HDMI_HPD 0x154 + >; + }; + + pinctrl_hog: hog-grp { + fsl,pins =3D < + MX8MP_IOMUXC_GPIO1_IO01__GPIO1_IO01 0x40 /* GPIO1 */ + MX8MP_IOMUXC_GPIO1_IO13__GPIO1_IO13 0x40 /* GPIO2 */ + MX8MP_IOMUXC_GPIO1_IO14__GPIO1_IO14 0x40 /* GPIO3 */ + MX8MP_IOMUXC_SAI5_RXD2__GPIO3_IO23 0x40 /* GPIO4 */ + MX8MP_IOMUXC_I2C4_SCL__GPIO5_IO20 0x40 /* ENA_KAM */ + MX8MP_IOMUXC_I2C4_SDA__GPIO5_IO21 0x40 /* ENA_LED */ + MX8MP_IOMUXC_SAI1_RXD1__GPIO4_IO03 0x40 /* #PCAP_RES */ + MX8MP_IOMUXC_GPIO1_IO10__GPIO1_IO10 0x40 /* #RTS4 */ + >; + }; + + pinctrl_i2c1: i2c1-grp { + fsl,pins =3D < + MX8MP_IOMUXC_I2C1_SCL__I2C1_SCL 0x400001c0 + MX8MP_IOMUXC_I2C1_SDA__I2C1_SDA 0x400001c0 + >; + }; + + pinctrl_i2c1_gpio: i2c1-gpio-grp { + fsl,pins =3D < + MX8MP_IOMUXC_I2C1_SCL__GPIO5_IO14 0xc0 + MX8MP_IOMUXC_I2C1_SDA__GPIO5_IO15 0xc0 + >; + }; + + pinctrl_i2c2: i2c2-grp { + fsl,pins =3D < + MX8MP_IOMUXC_I2C2_SCL__I2C2_SCL 0x400001c0 + MX8MP_IOMUXC_I2C2_SDA__I2C2_SDA 0x400001c0 + >; + }; + + pinctrl_i2c2_gpio: i2c2-gpio-grp { + fsl,pins =3D < + MX8MP_IOMUXC_I2C2_SCL__GPIO5_IO16 0xc0 + MX8MP_IOMUXC_I2C2_SDA__GPIO5_IO17 0xc0 + >; + }; + + pinctrl_i2c3: i2c3-grp { + fsl,pins =3D < + MX8MP_IOMUXC_I2C3_SCL__I2C3_SCL 0x400001c2 + MX8MP_IOMUXC_I2C3_SDA__I2C3_SDA 0x400001c2 + >; + }; + + pinctrl_i2c3_gpio: i2c3-gpio-grp { + fsl,pins =3D < + MX8MP_IOMUXC_I2C3_SCL__GPIO5_IO18 0xc2 + MX8MP_IOMUXC_I2C3_SDA__GPIO5_IO19 0xc2 + >; + }; + + pinctrl_i2c5: i2c5-grp { + fsl,pins =3D < + MX8MP_IOMUXC_HDMI_DDC_SCL__I2C5_SCL 0x400000c4 + MX8MP_IOMUXC_HDMI_DDC_SDA__I2C5_SDA 0x400000c4 + >; + }; + + pinctrl_i2c5_gpio: i2c5-gpio-grp { + fsl,pins =3D < + MX8MP_IOMUXC_HDMI_DDC_SCL__GPIO3_IO26 0xc4 + MX8MP_IOMUXC_HDMI_DDC_SDA__GPIO3_IO27 0xc4 + >; + }; + + pinctrl_nfc: nfc-grp { + fsl,pins =3D < + MX8MP_IOMUXC_GPIO1_IO06__GPIO1_IO06 0x40 /* NFC_INT_I */ + MX8MP_IOMUXC_GPIO1_IO07__GPIO1_IO07 0x40 /* NFC_INT */ + >; + }; + + pinctrl_pmic: pmic-grp { + fsl,pins =3D < + MX8MP_IOMUXC_GPIO1_IO03__GPIO1_IO03 0x40 /* #PMIC_INT */ + >; + }; + + pinctrl_ptn5110: ptn5110-grp { + fsl,pins =3D < + MX8MP_IOMUXC_SAI1_TXD7__GPIO4_IO19 0x1c4 /* #USB-C_ALERT */ + >; + }; + + pinctrl_pwm1: pwm1-grp { + fsl,pins =3D < + MX8MP_IOMUXC_SPDIF_EXT_CLK__PWM1_OUT 0x116 + >; + }; + + pinctrl_pwm2: pwm2-grp { + fsl,pins =3D < + MX8MP_IOMUXC_SAI5_RXD0__PWM2_OUT 0x116 /* EXT_PWM */ + >; + }; + + pinctrl_reg_usdhc2_vmmc: reg-usdhc2-vmmc-grp { + fsl,pins =3D < + MX8MP_IOMUXC_SD2_RESET_B__GPIO2_IO19 0x40 + >; + }; + + pinctrl_sbu_mux: sbu-mux-grp { + fsl,pins =3D < + MX8MP_IOMUXC_SAI1_MCLK__GPIO4_IO20 0x16 /* #USB-C_SEL */ + MX8MP_IOMUXC_SD2_WP__GPIO2_IO20 0x16 /* #USB-C_EN */ + >; + }; + + pinctrl_slb9670: slb9670-grp { + fsl,pins =3D < + MX8MP_IOMUXC_GPIO1_IO00__GPIO1_IO00 0x40 /* #TPM_IRQ */ + MX8MP_IOMUXC_SAI1_RXD0__GPIO4_IO02 0x40 /* #TPM_RES */ + >; + }; + + pinctrl_uart2: uart2-grp { + fsl,pins =3D < + MX8MP_IOMUXC_UART2_RXD__UART2_DCE_RX 0x40 + MX8MP_IOMUXC_UART2_TXD__UART2_DCE_TX 0x40 + >; + }; + + pinctrl_uart3: uart3-grp { + fsl,pins =3D < + MX8MP_IOMUXC_UART3_RXD__UART3_DCE_RX 0x40 + MX8MP_IOMUXC_UART3_TXD__UART3_DCE_TX 0x40 + >; + }; + + pinctrl_uart4: uart4-grp { + fsl,pins =3D < + MX8MP_IOMUXC_UART4_RXD__UART4_DCE_RX 0x40 + MX8MP_IOMUXC_UART4_TXD__UART4_DCE_TX 0x40 + >; + }; + + pinctrl_usb1: usb1-grp { + fsl,pins =3D < + MX8MP_IOMUXC_GPIO1_IO12__GPIO1_IO12 0x40 /* USB_PWR */ + >; + }; + + pinctrl_usdhc2: usdhc2-grp { + fsl,pins =3D < + MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x190 + MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d0 + MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d0 + MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d0 + MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d0 + MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d0 + MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc0 /* SD2_VSEL */ + >; + }; + + pinctrl_usdhc2_100mhz: usdhc2-100mhz-grp { + fsl,pins =3D < + MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x194 + MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d4 + MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d4 + MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d4 + MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d4 + MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d4 + MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc0 /* SD2_VSEL */ + >; + }; + + pinctrl_usdhc2_200mhz: usdhc2-200mhz-grp { + fsl,pins =3D < + MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x196 + MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d6 + MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d6 + MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d6 + MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d6 + MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d6 + MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc0 /* SD2_VSEL */ + >; + }; + + pinctrl_usdhc2_gpio: usdhc2-gpio-grp { + fsl,pins =3D < + MX8MP_IOMUXC_SD2_CD_B__GPIO2_IO12 0x1c4 + >; + }; + + pinctrl_usdhc3: usdhc3-grp { + fsl,pins =3D < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x190 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d0 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d0 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d0 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d0 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d0 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d0 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d0 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d0 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d0 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x190 + MX8MP_IOMUXC_NAND_READY_B__USDHC3_RESET_B 0x40 /* #SD3_RESET */ + >; + }; + + pinctrl_usdhc3_100mhz: usdhc3-100mhz-grp { + fsl,pins =3D < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x194 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d4 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d4 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d4 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d4 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d4 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d4 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d4 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d4 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d4 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x194 + >; + }; + + pinctrl_usdhc3_200mhz: usdhc3-200mhz-grp { + fsl,pins =3D < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x192 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d2 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d2 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d2 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d2 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d2 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d2 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d2 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d2 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d2 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x192 + >; + }; + + pinctrl_wdog: wdog-grp { + fsl,pins =3D < + MX8MP_IOMUXC_GPIO1_IO02__WDOG1_WDOG_B 0xc6 /* #WDOG */ + >; + }; +}; --=20 2.43.0