From nobody Tue Dec 16 07:08:11 2025 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C2962265CDD; Tue, 10 Jun 2025 20:12:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749586363; cv=none; b=HuOxqjgiCz1IeUs8af8WwILdzO6gP+KxEFwVPcrVVGJzid0UqSPYbrsHRS3zLOXswnlDssnQIihBV/ZJHtDVGs/kiIZQDQYVB4yOla9DSPhzZ6APNYp+R7+KmfwOFx3AyJQWaomFXlBb09PPiyFtf+kH1V6BA0Dde/EjEv9Mq2U= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749586363; c=relaxed/simple; bh=RFCbFn5e77YVAf4a9A7CVRPUtquiepb4jkZ5TxMKZeM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=XiMM++zLFeMyCCeLwoWOBBmQS6vbh3uCyIouGnj7Q3WQ+/xKb3tlQt89unTbxOTF/WEgiCyRcrJQAxbcwCcHs802UE5oMD9ERxWkBUkZ8ubJXeLjqsGuDFPGTRSX/qhlxfsv5S5qeQf4KJHaA4k2O/lDKWrPyt8YzYyjdTvz6UY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=RZmSgmar; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="RZmSgmar" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-451d7b50815so51496765e9.2; Tue, 10 Jun 2025 13:12:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1749586360; x=1750191160; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=0sCYZE5IfgD4vq8LpQHj7/SMtKJgfoiLAqLcowjxSDE=; b=RZmSgmaryIZl09GLl+5PqqTvNyS/lGF0jl86QmXlIsts9ZzR1kWfFQaxfLOMMQ5a7O ueN5TMqWh+L7eRRmB3OkfaflhFP5l0eGO7AmV7pU33xFs6wAdO5pkib+OUrygtI3Uifr Ed/hQYUntXP3txfgSVsMGaVYIiGKwMtYgjB8Y6yYUhHvT5kID1+ZYQgYyObXnrWWZcZ7 D59lhRxAI/ms6nB4wuy750z7izysXQZ3WFlX+QKoB5Wrl0YYQaeFU2Ltudm9H2fXonlz RjdAItHnV7ASeHSbJf3tuG1wKCgjb92IJv9Ibj7WVd+k9Abhxg5Yz2cbJBj/58Lm4dHs Ehfw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1749586360; x=1750191160; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=0sCYZE5IfgD4vq8LpQHj7/SMtKJgfoiLAqLcowjxSDE=; b=JCUt5w7gdSxMKe6vaOSBB38R0rKuHu8ZjrPLVogMT/PHi92I5OSrXifgDfH5f5CiAE EI5JBMF9H6mexolUov2xMK6k9y9uOC2RGzNDF4Yn0hp89p4v9ARsEo8vTo7GxxAPHAZP SsUShGr0RbBK+SB4cZOQKaTSVrDbMTf+U8Far+oeMoIhRwiq4X/rKDimk0en26iXobI/ K2ArihrWP/tnOSEK5IVzrWHabsFU+YabQFORreF7sIIqBiq1V6S4j0SLlRV6fIfdETAn EmCB3uJRM4JUYZLMz2DHl2eKtgsfEuJBhe5rR1hV9Ao0yh/8oTTqKlVr1RdWreKsL+uN djsw== X-Forwarded-Encrypted: i=1; AJvYcCVHNdDp7SqIyCrSpy3kMOtfCOw7KP8Zdwm8ixl0hXRC55gBJZlpR1CmzIm+VRe2d+Qe2w7mCcORnWWAarH6@vger.kernel.org, AJvYcCW19VqSNJdhrnZjrUfblnifxlvZf1DnYpUEBIZ3oR+J7wTdtD6pqe7ZRSXtqyuYdhpKu7xo2oxujbdR@vger.kernel.org X-Gm-Message-State: AOJu0YwhELm9cPvAX2bz69icyYCCAzU29TJI3h/qKf23AALeR7pxSIYQ Y5V3bA/bde0MvOah3DC+oWIT76Ex+3igVbzl1m8vHo3CqAPcTJDiM0Gv X-Gm-Gg: ASbGncuC58nornKk103zuwOdIyeW67jELt9PV8x+CXe5VRm/3fZsh8nZfivnSUNcBtz ADA/qOFpmto+EdoJhr7dMsf1kKVECewjT7f+tmzC4OZdNnNwON+9zzBWTASOS+MrFaUlqT3xhLi J+Low/bmKowt88iKTBWj28BWUT5k7LdmG28Qf7GFo2+Dt89oyxNaohjPWl1+D0P28jBVaA1p6ME xHcThPJ5gflv1opKBvIDFyH2Wu8xfshJt2X24sMFc3z0yRkU5MMjHfYf6MD/yk5fKg4P+aQj+4m 2zmrniNExGNA/+E+9agSKv+Ulk3vmAHJKuD4PRrGuHCjEpC/6sxjiVgfUuZL+G36DUeHUjDuv8A = X-Google-Smtp-Source: AGHT+IHyEoGHD5tepEtrwPhkiYB04vT6fIVhYLL1fSUiVeF1jVVohZotdneB827s6FkCiDb96kHwFw== X-Received: by 2002:a05:600c:4446:b0:440:54ef:dfdc with SMTP id 5b1f17b1804b1-45324eded2amr990395e9.8.1749586359758; Tue, 10 Jun 2025 13:12:39 -0700 (PDT) Received: from giga-mm.. ([2a02:1210:8608:9200:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3a532462d93sm13434970f8f.91.2025.06.10.13.12.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 10 Jun 2025 13:12:39 -0700 (PDT) From: Alexander Sverdlin To: sophgo@lists.linux.dev, soc@lists.linux.dev Cc: Alexander Sverdlin , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen Wang , Inochi Amaoto , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Catalin Marinas , Will Deacon , Arnd Bergmann , Jisheng Zhang , Haylen Chu , Chao Wei , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v7 2/6] arm64: dts: sophgo: Add initial SG2000 SoC device tree Date: Tue, 10 Jun 2025 22:12:15 +0200 Message-ID: <20250610201241.730983-3-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250610201241.730983-1-alexander.sverdlin@gmail.com> References: <20250610201241.730983-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add initial device tree for the SG2000 SoC by SOPHGO (from ARM64 PoV). Reviewed-by: Inochi Amaoto Signed-off-by: Alexander Sverdlin --- arch/arm64/boot/dts/sophgo/sg2000.dtsi | 86 ++++++++++++++++++++++++++ 1 file changed, 86 insertions(+) create mode 100644 arch/arm64/boot/dts/sophgo/sg2000.dtsi diff --git a/arch/arm64/boot/dts/sophgo/sg2000.dtsi b/arch/arm64/boot/dts/s= ophgo/sg2000.dtsi new file mode 100644 index 000000000000..51177dfe9ed2 --- /dev/null +++ b/arch/arm64/boot/dts/sophgo/sg2000.dtsi @@ -0,0 +1,86 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) + +#define SOC_PERIPHERAL_IRQ(nr) GIC_SPI (nr) + +#include +#include +#include + +/ { + compatible =3D "sophgo,sg2000"; + interrupt-parent =3D <&gic>; + + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + + cpu@0 { + compatible =3D "arm,cortex-a53"; + device_type =3D "cpu"; + reg =3D <0>; + enable-method =3D "psci"; + i-cache-size =3D <32768>; + d-cache-size =3D <32768>; + next-level-cache =3D <&l2>; + }; + + l2: l2-cache { + compatible =3D "cache"; + cache-level =3D <2>; + cache-unified; + cache-size =3D <0x20000>; + }; + }; + + memory@80000000 { + device_type =3D "memory"; + reg =3D <0x80000000 0x20000000>; /* 512MiB */ + }; + + pmu { + compatible =3D "arm,cortex-a53-pmu"; + interrupts =3D , + ; + }; + + psci { + compatible =3D "arm,psci-0.2"; + method =3D "smc"; + cpu_on =3D <0xc4000003>; + cpu_off =3D <0x84000002>; + }; + + soc { + gic: interrupt-controller@1f01000 { + compatible =3D "arm,cortex-a15-gic"; + interrupt-controller; + #interrupt-cells =3D <3>; + reg =3D <0x01f01000 0x1000>, + <0x01f02000 0x2000>; + }; + + pinctrl: pinctrl@3001000 { + compatible =3D "sophgo,sg2000-pinctrl"; + reg =3D <0x03001000 0x1000>, + <0x05027000 0x1000>; + reg-names =3D "sys", "rtc"; + }; + + clk: clock-controller@3002000 { + compatible =3D "sophgo,sg2000-clk"; + reg =3D <0x03002000 0x1000>; + clocks =3D <&osc>; + #clock-cells =3D <1>; + }; + }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupts =3D , + , + , + ; + always-on; + clock-frequency =3D <25000000>; + }; +}; --=20 2.49.0